Register

ISRO2014-40

• edited by
5,853 views
5 votes
5 votes

Assume that $16$-bit CPU is trying to access a double word stating at an odd address. How many memory operations are required to access the data?

  1. $1$
  2. $2$
  3. $3$
  4. $4$
• edited by
User Avatar

2 Answers

Best answer
13 votes
13 votes

3 for double word beginning at odd address.

2 for double word beginning at even address.

1 for single word beginning at even address.

2 for single word beginning at odd address.

Must read: https://courses.engr.illinois.edu/ece390/books/artofasm/CH03/CH03-1.html

• selected by
User Avatar
0 votes
0 votes
for QNo: 40. Ans: (c) 3 memory operations : for Double word starting at Odd address 2 memory operations : for Double word starting at Even address and 1 memory operations : for Single word starting at Odd address. This Qtn had already been answered by Arjun Sir.. This is the take away content from that.
User Avatar
Voting & Accepting an answer helps improve the community
Answer:
← PreviousNext →
← Previous in categoryNext in category →

Related questions

12 votes
12 votes
5 answers
1
ajit asked Sep 8, 2015
8,631 views
ISRO2014-1
Consider a $33$ MHz cpu based system. What is the number of wait states required if it is interfaced with a $60$ ns memory? Assume a maximum of $10$ ns delay for additional circuitry like buffering and decoding. $0$ $1$ $2$ $3$
Consider a $33$ MHz cpu based system. What is the number of wait states required if it is interfaced with a $60$ ns memory? Assume a maximum of $10$ ns delay for addition...
User Avatar
10 votes
10 votes
6 answers
2
ajit asked Aug 15, 2015
10,432 views
ISRO2014-17
If each address space represents one byte of storage space, how many address lines are needed to access RAM chips arranged in a $4 \times 6$ array, where each chip is $8\;\text{K} \times 4$ bits? $13$ $15$ $16$ $17$
If each address space represents one byte of storage space, how many address lines are needed to access RAM chips arranged in a $4 \times 6$ array, where each chip is $8\...
User Avatar
7 votes
7 votes
2 answers
3
ajit asked Aug 15, 2015
6,706 views
ISRO2014-25
Suppose you want to build a memory with $4$ byte words and a capacity of $2^{21}$ bits. What is type of decoder required if the memory is built using $2K \times$ $8$ $\text{RAM}$ chips? $\text{5 to 32}$ $\text{6 to 64}$ $\text{4 to 16}$ $\text{7 to 128}$
Suppose you want to build a memory with $4$ byte words and a capacity of $2^{21}$ bits. What is type of decoder required if the memory is built using $2K \times$ $8$ $\te...
User Avatar
6 votes
6 votes
1 answer
4
ajit asked Sep 8, 2015
5,445 views
ISRO2014-10
The number of logical CPUs in a computer having two physical quad-core chips with hyper threading enabled is ______ $1$ $2$ $8$ $16$
The number of logical CPUs in a computer having two physical quad-core chips with hyper threading enabled is ______$1$$2$$8$$16$
User Avatar
Link Copied!