The Gateway to Computer Science Excellence
+2 votes
342 views

Using D flip-flop gates, design a parallel-in/serial-out shift register that shifts data from left to right with the following input lines:

  1. Clock $\text{CLK}$

  2. Three parallel data inputs $A, B, C$

  3. Serial input $S$

  4. Control input $\text{load} / \overline{\text{SHIFT}}$.

in Digital Logic by Veteran (52.2k points) | 342 views

1 Answer

–2 votes
ii. three parallel inputs A,B,C
by (453 points)
0
@Khamer can you please explane how?

Related questions

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,648 questions
56,459 answers
195,335 comments
100,184 users