The Gateway to Computer Science Excellence
First time here? Checkout the FAQ!
x
+2 votes
226 views
  1. Using D flip-flop gates, design a parallel-in/serial-out shift register that shifts data from left to right with the following input lines:
    1. Clock $\text{CLK}$

    2. Three parallel data inputs $A, B, C$

    3. Serial input $S$

    4. Control input $\text{load} / \overline{\text{SHIFT}}$.

asked in Digital Logic by Veteran (68.8k points) | 226 views

1 Answer

–2 votes
ii. three parallel inputs A,B,C
answered by (499 points)
@Khamer can you please explane how?


Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true

32,620 questions
39,267 answers
109,741 comments
36,656 users