Using $\text{D}$ flip-flop gates, design a parallel-in/serial-out shift register that shifts data from left to right with the following input lines:
-
Clock $\text{CLK}$
-
Three parallel data inputs $A, B, C$
-
Serial input $S$
-
Control input $\text{LOAD} / \overline{\text{SHIFT}}$.