The Gateway to Computer Science Excellence
First time here? Checkout the FAQ!
+1 vote
It is required to design a hardwired controller to handle the fetch cycle of a single address CPU with a 16 bit instruction-length. The effective address of an indexed instruction should be derived in the fetch cycle itself. Assume that the lower order 8 bits of an instruction constitute the operand field.

Give the register transfer sequence for realizing the above instruction fetch cycle.
asked in CO & Architecture by Veteran (59.8k points)
retagged by | 273 views

Please log in or register to answer this question.

Related questions

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,129 questions
53,252 answers
70,505 users