Consider the direct mapped cache organization consists of m-lines with a line size of 2w words/bytes. Main memory address can be viewed as consisting of three fields.The least significant w-bits identify a unique word within the block of main memory.The remaining 'S' bits specify one of the 2^S block of main memory.Assume that cache is initially empty.Main memory blocks are refrenced by the CPU in a sequential order.
Which one of the following sequence of the blocks are mapped on the cache lines in sequential order from the initial line respectively.
(a)2m+1,2m+2,......3m-1
(b)2S-m,2S-m+1,.......,2S-1
(c)1,2,3,......,m-1
(d)0,2,4,......,m-1