Consider the logic circuit given below.
The inverter, AND and OR gates have delays of $6, 10$ and $11$ nanoseconds respectively. Assuming that wire delays are negligible, what is the duration of glitch for $\text{Q}$ before it becomes stable?
- $5$
- $11$
- $16$
- $27$