Register

UGC NET CSE | June 2016 | Part 3 | Question: 3

• retagged by
3,006 views

2 Answers

1 votes
1 votes

Answer: (A)

Explanation: DAD will perform Double addition (16 bit) between HL pair and any other pair of register. Among HL, BC, DE and SP; B, H and D register will be used first.
So, DAD H will do HL = HL + HL;
DAD B will do HL = HL + BC;
DAD D will do HL = HL + DE;
SP is stack pointer and it is not a pair register, DAD SP will do HL = HL + SP;
So, option (A) is correct.

User Avatar
Voting & Accepting an answer helps improve the community
Answer:
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
Sanjay Sharma asked Jul 11, 2016
3,150 views
UGC NET CSE | June 2016 | Part 3 | Question: 6
In ___ method, the word is written to the block in both the cache and main memory, in parallel Write through Write back Write protected Direct mapping
In ___ method, the word is written to the block in both the cache and main memory, in parallelWrite throughWrite backWrite protectedDirect mapping
User Avatar
0 votes
0 votes
2 answers
3
Sanjay Sharma asked Jul 11, 2016
3,254 views
UGC NET CSE | June 2016 | Part 3 | Question: 4
The Register that stores all interrupt requests is Interrupt mask register Interrupt service register Interrupt request register Status register
The Register that stores all interrupt requests isInterrupt mask registerInterrupt service registerInterrupt request registerStatus register
User Avatar
0 votes
0 votes
1 answer
4
Sanjay Sharma asked Jul 11, 2016
1,494 views
UGC NET CSE | June 2016 | Part 3 | Question: 2
8085 microprocessor has ___ hardware interrupt 2 3 4 5
8085 microprocessor has ___ hardware interrupt2345
User Avatar
Link Copied!