1,384 views
Consider addition in two's complement arithmetic. A carry from the most significant bit does not always correspond to an overflow. Explain what is the condition for overflow in two's complement arithmetic.

### 1 comment

$Remark:$
if the sign bit of both the signed numbers is not same as the sign bit of the product, then there is an overflow.

### Subscribe to GO Classes for GATE CSE 2022

XOR of $C_{\text{in}}$ with $C_{\text{out}}$ of the MSB position.

### 1 comment

$C_{out} \bigoplus C_{in} = 1 (Overflow)$

$C_{out} \bigoplus C_{in} = 0 ( No Overflow)$

(a) In 2's complement addition Overflow happens only when :

• Sign bit of two input numbers is 0, and the result has sign bit 1.
• Sign bit of two input numbers is 1, and the result has sign bit 0.

edited

In 4 bits representation,

$-3$ 1101 (2's complement of $-3$) $+$

$-2$ 1110 (2's complement of $-2$)

$-5$ 1011 (2's complement of $-5$)

This is an example where there is carry from MSB  but still there is no overflow. Is this right?

FOR overflow to happen during addition of two number in 2's complement form they must have same sign and result is of opposite sign

(+A) + (+B)= -C

(-A) + (-B)= +C
by