The Gateway to Computer Science Excellence
First time here? Checkout the FAQ!
+22 votes
The access times of the main memory and the Cache memory, in a computer system, are $500$ $n sec$ and $50$ $nsec$, respectively. It is estimated that $80$% of the main memory request are for read the rest for write. The hit ratio for the read access only is $0.9$ and a write-through policy (where both main and cache memories are updated simultaneously) is used. Determine the average time of the main memory (in ns)
in CO and Architecture by Veteran (52.1k points)
edited by | 4.1k views

This is my perception of the Question, ping me if I made a mistake!


We know that,

Avg. Memory access time = (hit ratio of cache * Time spent for accessing Cache) + (hit ratio of main memory * Time spent for accessing Main memory)

Here, in question we have been asked to find average time of the main memory and not the whole memory access time. So, we just need to do calculations for main memory.

Avg. Main Memory access time = hit ratio of main memory * Time spent for accessing main memory

But, main memory access time differs in read and write accesses. Hence,

Avg. Main memory access time = hit ratio of main memory * ( read access time + write access time )

Lets calculate read access and write access time separately.

Considering 80% read accesses and 0.9 hit ratio and hierarchical access,

Read access Time = 0.8 * 0.1 * (50 + 500) = 44 ns

Considering 20% write accesses and simultaneous access,

Write access Time = 0.2 * (500) = 100 ns

i.e Avg. Main memory access time = 100 + 44 = 144 ns


@Arjun sir, in previous gate 1 CO and Architecture, Options / blank space( for integer) for question 19,31 and 32 is missing.Please make the necessary changes if possible.

Thanks. Have fixed them.

4 Answers

+31 votes
Best answer

Average memory access time =  Time spend for read + Time spend for write

= Read time when cache hit + Read time when cache miss + Write time when cache hit + Write time when cache miss

$= 0.8 ⨯ 0.9 ⨯ 50 + 0.8 ⨯ 0.1 ⨯ (500+50) $

(assuming hierarchical read from memory and cache as only simultaneous write is mentioned in question) $+ 0.2 ⨯ 0.9 ⨯ 500 + 0.2 ⨯ 0.1 ⨯ 500 $ (simultaneous write mentioned in question)

$= 36 + 44 + 90 + 10 = 180 ns$


by Veteran (418k points)
edited by
Simultaneous write will happen for sure in write through,but why are we considering simultaneous memory organization for write?
@Arjun Sir,   "The hit ratio for the read access only is 0.9"    For write operation, the hit ratio is not given, how 0.9 is taken for write too ?

Why are you taking "hit ratio for read access" in cache write? You should've given the reason for doing so. The answer written by sameer2009 looks more clear and understandable.

Practically is it possible to have a cache design that supports hierarchical reads and simultaneous writes?
@ Sushmita In case of write-back policy, we have to consider the time for writing back when a new data word comes and to accommodate it we need to replace one existing data word in the event of miss.
That is,

$ T_{avg} = 0.8*(0.9*50+0.1*(500+50+X))\\+0.2*(write_h*50+ write_m*(50+500+X))$

$X=time \ for\  writing\  back\ into\ memory\ since\\ memory\ doesn't\ contain\ updated\ data$
I am totally agree with @Akash Kanase.We should solve the problem according to information given in the question.

During write operation when miss occurs in cache then the memory block should first allocated to cache and then updated to both simultaneously(as given in que write through technique is to be used) then the avg time for write should be

0.2*0.9*500 + 0.2*0.1*(500+500)

First 500 is for block allocation to cache from main memory and second 500 is for simultaneous updation.

Why this is not so!?
Sir why are main memory hit  into cache hit

Things To Know (Thin 

what is ur doubt ?? plz specify clearly


@ can you please check this 

If write back policy used then :

1)Tread: same as Write through
Tread = Hit(read)[Tcache] + Miss(read)[Tcache + Tm]


In write back if required location is in cache then we write n cache only and mark it as dirty so later when that block considered as victim for replacement it is written back to MM hence in Hit only Cache time needed

If miss occurs that required location not in cache then that block should be first bought in cache and then write to it hence time is Tcache + Tmm in case of miss

Twrite = Hit(write)[Tcache]+ Miss(write)[Tcache + Tm]

+35 votes
They are asking for the average memory access time.


If nothing is mentioned whether it is a simultaneous memory access or hierarchical memory access, we need to consider it as hierarchical memory access only. Here in this question nothing is given about read operation so we need to take it as hierarchical memory access for read operation. But for write it is given as write through policy, which will result in simultaneous memory access. Also for write operations write-through cache always go to the main memory, in main memory its hit rate is 100%. Hence Hit rate for write= 1.


Since there are 80% read operations and 20% write operations,

Average memory access time =  0.8 * Time spent for read + 0.2 * Time spent for write


Time spent for read = Hit-rate-for-read * cache access time + Miss-rate-for-read(cache access time + main memory access time)

= ( 0.9 ⨯ 50 + 0.1 ⨯ (500+50) )

= 45+55 = 100


Time spend for write = 500ns (simultaneous write mentioned in question)


Average memory access time =  0.8 * 100 + 0.2 * 500 = 80+100 = 180ns
by Junior (731 points)
Thanks buddy
Awesome explanation
thanks brother for clearing my doubt.
+2 votes
when write through is implemented in a simultaneous access memory organization ,then hit ratio for write operation always become 1.(There is nothing given about write hit ratio)

$T_{avg\ write }$=500 ns.

$T_{avg \ read}=h_1*T_c+(1-h_1)*T_m$

                 $=.9*50 ns+.1*500 ns$


 the average time of the main memory$=.8*95ns+.2*500ns$


correct me if done any mistake.thank you
by Boss (10.3k points)
edited by

@Prateek Raghuvanshi, can you give some source that which says hit ratio of write is always one in write through with simultaneous access


@Shubhgupta they didn't mention about hit or miss ratio of write ,it doesn't make sense that simultaneous access because it always will be hit .right?

no i was asking about reasoning. See what i understood that if we are updating the cache then every update goes through main memory only so that's why hit ratio is always 1. right?

And one more thing you have used simultaneous access for read also but in question its mentioned for update only its no where mentioned that simultaneously we are reading in both cache as well as mm.
0 votes
answer is 200ns=50+ 0.2x500x0.9(write through that are in cache)+ 0.8x0.1x500(read misses)+0.2x(500+500)x0.1(write through that are not in cache)
by Loyal (6.8k points)
why 500+500 on write cache miss?
thanks for the link! But then it should be 50+500+50 as first it checks in cache, then loads(and write also) the desired block from main memory to cache. So in total, twice you are accessing the cache.
then that 50 should also be there for cache miss during read rt?

cache miss-memory read-cache update

So, 2 times cache is accessed even during read.
frankly speaking, it should be but I think for sake of brevity(or due to its miniscule nature) it is omitted
Yes. I guess another reason is there is no need for the cache update to be done for the CPU to get the data. From the main memory, data can be simultaneously passed to the CPU and updated in the cache. There is no need to wait for the cache update to be finished.


From the main memory, data can be simultaneously passed to the CPU and updated in the cache. 


Related questions

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,092 questions
55,276 answers
86,086 users