edited by
5,959 views

1 Answer

Best answer
1 votes
1 votes

Answer is D     INTR

Hardware interrupts: The 8085 microprocessor has five hardware interrupt inputs (five pins). They are TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR in the decreasing order of priority. If two or more interrupts go high at the same time, the 8085 will service them on priority basis.

TRAP

RST 7.5

RST 6.5

RST 5.5

INTR

Edge triggered & Level triggered

Edge triggered

Level triggered

Level triggered

Level triggered

Non maskable. It can be masked only by resetting microprocessor.

Maskable.

DI instruction.

Maskable.

DI and SIM instructions.

Maskable.

DI and SIM instructions.

Maskable.

DI and SIM instructions.

0024 H

003C H

0034 H

002C H

Not vectored

edited by
Answer:

Related questions

1 votes
1 votes
1 answer
1
Arjun asked Nov 5, 2017
1,698 views
In the architecture of $8085$ microprocessor match the following :$\begin{array}{clcl} \text{(a)} & \text{Processing unit} & \text{(i)} & \text{Interrupt} \\ \text{(b)}...
1 votes
1 votes
0 answers
2
3 votes
3 votes
2 answers
3
Arjun asked Nov 5, 2017
1,645 views
In $8085$ microprocessor which of the following flag(s) is (are) affected by an arithmetic operation?AC flag onlyCY flag OnlyZ flag OnlyAC, CY, Z flags
1 votes
1 votes
1 answer
4