recategorized by
665 views
3 votes
3 votes

On receiving an interrupt from an $I/O$ device, the $CPU$

  1. Halts for predetermined time.
  2. Branches off to the interrupt service routine after completion of the current instruction.
  3. Branches off to the interrupt service routine immediately.
  4. Hands over control of address bus and data bus to the interrupting device.
recategorized by

1 Answer

Related questions

2 votes
2 votes
2 answers
1
makhdoom ghaya asked Aug 19, 2016
1,427 views
Consider a logical address space of $8$ pages of $1024$ words mapped with memory of $32$ frames. How many bits are there in the physical address ?$9$ bits$11$ bits$13$ bi...
3 votes
3 votes
0 answers
2
3 votes
3 votes
3 answers
3
1 votes
1 votes
2 answers
4
makhdoom ghaya asked Aug 21, 2016
2,821 views
The number of nodes in a complete binary tree of height $h$ (with roots at level $0$) is equal to$2^{0} + 2^{1} + ….. 2^{h}$$2^{0} + 2^{1} + ….. 2^{h-1}$ $2^{0} + 2^{...