Considering a single CPU and 4 stages of pipeline
Now after some time Instruction fetch,Instruction Decode,Execute,Store is running parellely means overlapping . Thats why we are getting one instructions executed per clk cycle.[ideally]
Now my doubt is how pipeline stage overlapping is possible with single cpu. As all stages may need CPU inorder to perform their task.
Thanks