in Digital Logic
195 views
0 votes
0 votes

In 2's complement addition, Overflow

  1. is flagged whenever there is carry from sign bit addition
  2. can not occur when a positive value is added to a negative value
  3. is flagged when the carries from sign bit and previous bit match
  4. none of the above
in Digital Logic
by
195 views

2 Comments

Thanks for this question : seethis

0
0
edited by

Yes, answer given in GO2017-Digital for this question is wrong.

Answer should be (B) not (C)

@Arjun+Suresh+1 @Arjun Please correct this

2
2

1 Answer

0 votes
0 votes
answer should b B.