Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
GATE Overflow | Digital Logic | Test 1 | Question: 24
Bikram
asked
in
Digital Logic
Sep 20, 2016
53
views
0
votes
0
votes
What is minimum number of NAND gates required to implement a 2 input EX-OR gate without using any other logic gates?
digital-logic
go-digital-logic-1
numerical-answers
min-no-gates
Bikram
asked
in
Digital Logic
Sep 20, 2016
by
Bikram
53
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
1
Answer
0
votes
0
votes
XOR logic = x'y + y'x = F
let it be
F' = (x'y)'.(y'x)'
F = ((x'y)'.(y'x))'
Required 3 nand gate.
Arpit Dhuriya
answered
Nov 2, 2016
by
Arpit Dhuriya
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
Answer:
5
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
2
answers
1
Bikram
asked
in
Digital Logic
Sep 20, 2016
86
views
GATE Overflow | Digital Logic | Test 1 | Question: 29
The minimum number of gates required to implement the Boolean function $(AB+C)$ if we have to use only 2-input NOR gate?
Bikram
asked
in
Digital Logic
Sep 20, 2016
by
Bikram
86
views
digital-logic
go-digital-logic-1
numerical-answers
min-no-gates
0
votes
0
votes
1
answer
2
Bikram
asked
in
Digital Logic
Sep 20, 2016
297
views
GATE Overflow | Digital Logic | Test 1 | Question: 23
Determine the Radix $r$ $(BEE)_r = (2699)_{10}$
Bikram
asked
in
Digital Logic
Sep 20, 2016
by
Bikram
297
views
digital-logic
go-digital-logic-1
number-representation
numerical-answers
0
votes
0
votes
1
answer
3
Bikram
asked
in
Digital Logic
Sep 20, 2016
86
views
GATE Overflow | Digital Logic | Test 1 | Question: 20
The minimum number of $T$ –gates required to implement the following function is $F(w,x,y,z) = \sum m (0,1,2,4,7,8,9,10,12,15) $
Bikram
asked
in
Digital Logic
Sep 20, 2016
by
Bikram
86
views
digital-logic
go-digital-logic-1
numerical-answers
canonical-normal-form
0
votes
0
votes
0
answers
4
Bikram
asked
in
Digital Logic
Sep 20, 2016
47
views
GATE Overflow | Digital Logic | Test 1 | Question: 30
Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature? cross coupling gate impedance low input voltages asynchronous operation
Bikram
asked
in
Digital Logic
Sep 20, 2016
by
Bikram
47
views
digital-logic
go-digital-logic-1
latches
Subscribe to GATE CSE 2023 Test Series
Subscribe to GO Classes for GATE CSE 2023
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
From GATE to Australia
DRDO Previous Year Papers
From Rank 4200 to 64: My Journey to Success in GATE CSE Exam
What are the key things to focus on during the final 10-15 days before the GATE exam to improve performance?
All India GO Classes Mock test
Subjects
All categories
General Aptitude
(2.5k)
Engineering Mathematics
(9.3k)
Digital Logic
(3.3k)
Programming and DS
(5.9k)
Algorithms
(4.6k)
Theory of Computation
(6.7k)
Compiler Design
(2.3k)
Operating System
(5.0k)
Databases
(4.6k)
CO and Architecture
(3.8k)
Computer Networks
(4.6k)
Non GATE
(1.3k)
Others
(2.4k)
Admissions
(649)
Exam Queries
(842)
Tier 1 Placement Questions
(17)
Job Queries
(74)
Projects
(9)
Unknown Category
(853)
Recent Blog Comments
This guy was just exceptional. I remember hearing...
Inspirational! Found the right Blog at the right...
That was my second attempt. I already had notes,...
Sorry to break the news, but: I see a few flaws...
bhai mujhe bhi bula lo australia......mai bhi...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy