Register

OS : Paging

• edited by
598 views
3 votes
3 votes

In a 32-bit machine we subdivide the virtual address into 4 segments as follows:
 

10-bit

8-bit

6-bit

8 bit

We use a 3-level page table, such that the first 10-bit are for the first level and so on. Page Table Entry Size is 2B

  1. What is the size of a page table for a process that has 256K of memory starting at address 0?
  2. What is the size of a page table for a process that has a code segment of 48K starting at address 0x1000000, a data segment of 600K starting at address 0x80000000 and a stack segment of 64K starting at address 0xf0000000 and growing upward
  3. What would be the change when the memory is nibble addressable ?
• edited by
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
Markzuck asked Dec 22, 2018
1,366 views
madeeasy OS 2019- Memory overhead multilevel paging
for memory overhead in Multi level paging, for innermost table only 1 page size shall be counted na? and NOT the complete page table size? please explain the concept, thanks!
for memory overhead in Multi level paging, for innermost table only 1 page size shall be counted na? and NOT the complete page table size?please explain the concept, than...
User Avatar
1 votes
1 votes
2 answers
3
royal shubham asked Dec 6, 2017
6,933 views
Paging ,os. Galvin book page no. 332
Paging increases context switch time how and why ???
Paging increases context switch time how and why ???
User Avatar
1 votes
1 votes
0 answers
4
rahul sharma 5 asked Dec 6, 2017
591 views
OS:- Paging
Does inverted page table takes less memory to store a processes as compared to single/multilevel paging?Please explain reason also
Does inverted page table takes less memory to store a processes as compared to single/multilevel paging?Please explain reason also
User Avatar
Link Copied!