retagged by
9,458 views
4 votes
4 votes
Consider an unpipelined processor. Assume that it has 1-ns clock cycle and that it uses 4 cycles for ALU operations and 5 cycles for branches and 4 cycles for memory operations. Assume that the relative frequencies of these operations are 50 %, 35 % and 15 % respectively. Suppose that due to clock skew and set up, pipelining the processor adds 0.15 ns of overhead to the clock. Ignoring any latency impact, how much speed up in the instruction execution rate will we gain from a pipeline?
retagged by

2 Answers

Best answer
9 votes
9 votes
Non-pipeline CPI = 4.35

In the pipeline, the clock is = 1.15ns (because of clock skew and set up).

SpeedUP = $\\ \frac{\text{Time to execute one instruction in non pipeline}}{\text{Time to execute one instruction in pipeline}} \\ \\ \frac{4.35}{1.15}\\ \\3.78\\$
selected by
5 votes
5 votes
For pipelined processer

Execution time =1+0.15=1.15

For non-pipeline processer

Execution time = 4*50/100+5*35/100+4*15/100=4.35

Speed up= 4.35/1.15=3.78

Related questions

0 votes
0 votes
2 answers
1
prasoon054 asked Jan 7
165 views
In which stage of the classic RISC pipeline, operand is fetched. Is it in Instruction Decode or Execute (ALU) stage?
0 votes
0 votes
1 answer
4
shima abdullah asked Jun 27, 2022
811 views
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...