Register

Explain the validity

• retagged by
329 views
2 votes
2 votes
Explain the validity of the statement

Only one clock cycle time is required to execute one insstruction in pipelined processor even if CPI is not 1
• retagged by
User Avatar

1 Answer

2 votes
2 votes

when u consider the average CPI it may be 1 or more as for the average some instructions can give rise to stalls and decrease the CPI..

Only one clock cycle time is required to execute one insstruction

No,if there are stalls it doesnot complete in one cycle...if all set of instructions gets executed without stalls then CPI=1 and they will complete in one cycle

• edited by
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
kathan Mistry asked Aug 9, 2022
630 views
In a pipelined architecture Static branch prediction is used with branch taken assumption. Assume that 30% of the instructions executed for a program are branch instructions. Each stage has 2 nsec delay. Average Execution time(in nsec) if 80 % of the instructions are taken?
In a pipelined architecture Static branch prediction is used with branch taken assumption. Assume that 30% of the instructions executed for a program are branch instructi...
User Avatar
3 votes
3 votes
1 answer
3
hem chandra joshi asked Aug 13, 2017
2,922 views
Find out the throughput of pipelining
what is the throughput of pipelining ? If it has 4-stage pipelining with 800,500,400 and 300 picoseconds stage delays.
what is the throughput of pipelining ? If it has 4-stage pipelining with 800,500,400 and 300 picoseconds stage delays.
User Avatar
1 votes
1 votes
1 answer
4
PEKKA asked Nov 2, 2016
426 views
What is happening in the following stages of pipeline ?
What is happening in fetch stage decode stage of pipeline . Please explain in details .
What is happening in fetch stage decode stageof pipeline . Please explain in details .
User Avatar
Link Copied!