search
Log In
1 vote
527 views

The 4 bit shift register is initialized to value 1000 for (Q3,Q2,Q1,Q0) . The D input is derived from the Q0,Q2,and Q3 through two XOR gates as shown in figure below . The Pattern 0001 will appear at pulse ------------------- ?

             D   Q0  Q1 Q2 Q3   and logic gates are XNOR (order in image . I wrote it because in the image it is              not clear) .

in Digital Logic
retagged by
527 views

1 Answer

0 votes
0001 will appear after 6 clock pulse...
0001
1000
1100
1110
0111
0011
0001

edited by
1
But question is about 1000 pattern . fine ! 0001 will get printed at 6th clock cycle. so 1000 will get printed at 7 clock cycle
0
question clearly says 0001 pattern nd 0001 corresponds to q0q1q2q3... at starting of the question 1000 is given as (q3q2q1q0) that's why I reversed it to q0q1q2q3...
so at starting 0001 is present
so when will give  first clock pulse it is  1000
at 2nd clock pulse1100
similarly at 6th clock pulse it will be 0001 pattern corresponding to diagram (q0q1q2q3)...
1
At the last pattern 0001 desired . As in the question initially pattern was 1000 (q3,q2,q1,q0) so you reversed it for q0,q1,q2,q3 .

Same thing should be considered for desired pattern also ? As 0001 given means (q3,q2,q1,q0) .. so that means desired pattern at the last 1000 (q0,q1,q2,q3)??.

As they gave first pattern which is q3,....q0 order so desired pattern is also in this order only.

Related questions

0 votes
0 answers
1
0 votes
1 answer
2
611 views
Consider a $3-bit$ number $A$ and $2 bit$ number $B$ are given to a multiplier. The output of multiplier is realized using $AND$ gate and one-bit full adders. If the minimum number of $AND$ gates required are $X$ and one-bit full adders required are Y, then $X+Y = $ _______
asked May 31, 2018 in Digital Logic saumya mishra 611 views
0 votes
1 answer
3
0 votes
0 answers
4
221 views
How is two mux starting from left giving any output as select line is given '0' as input ?
asked Dec 4, 2016 in Digital Logic Adiaspirant 221 views
...