recategorized by
3,273 views
12 votes
12 votes

On receiving an interrupt from a I/O device the CPU:

  1. Halts for a predetermined time.
  2. Hands over control of address bus and data bus to the interrupting device.
  3. Branches off to the interrupt service routine immediately.
  4. Branches off to the interrupt service routine after completion of the current instruction.
recategorized by

2 Answers

0 votes
0 votes
1. The CPU then performs a state save, and transfers control to the interrupt handler routine at a fixed address in memory. ( The CPU catches the interrupt and dispatches the interrupt handler)
2. The interrupt handler determines the cause of the interrupt, performs the necessary processing, performs a state restore, and executes a return from interrupt instruction to return control to the CPU. ( The interrupt handler clears the interrupt by servicing the device. )
Answer:

Related questions

5 votes
5 votes
3 answers
1
makhdoom ghaya asked Nov 9, 2016
2,893 views
State whether the following statements are TRUE or FALSEIn a microprocessor-based system, if a bus (DMA) request and an interrupt request arrive sumultaneously, the micro...
3 votes
3 votes
1 answer
2
makhdoom ghaya asked Nov 8, 2016
2,390 views
The refreshing rate of dynamic RAMs is in the range of$2$ microseconds$2$ milliseconds.$50$ milliseconds$500$ milliseconds
8 votes
8 votes
2 answers
3
45 votes
45 votes
6 answers
4
makhdoom ghaya asked Nov 8, 2016
14,968 views
The most relevant addressing mode to write position-independent codes is:Direct modeIndirect modeRelative modeIndexed mode