Register

Gate ece 16 digital question

821 views

1 Answer

1 votes
1 votes
NOR output of Q & R will take 2ns in this time period inverter will also give output so 2ns for input of first MUX..
after that output of MUX will take 1.5ns.. only after output of first MUX input for second MUX can be calculated.. now again NOR gate will take 2ns and parallely inverter will also give its output.. after input second MUX would again take 1.5 ns...
so total delay is 7..
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
1 answer
1
aditi19 asked Dec 11, 2018
4,669 views
GATE ECE digital logic
A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum propagation delay of each FA is 15 ns. The worst case delay (in ns) of this 16-bit adder will be __________
A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum propagatio...
User Avatar
0 votes
0 votes
0 answers
2
aditi19 asked Nov 25, 2018
1,582 views
Digital Logic: GATE-ECE-2016
answer is 6 but I’m getting 5(delay of NOR gate+delay of 1st MUX+delay of 2nd MUX)=2+1.5+1.5=5 ns where is extra 1 ns delay coming from?
answer is 6but I’m getting 5(delay of NOR gate+delay of 1st MUX+delay of 2nd MUX)=2+1.5+1.5=5 nswhere is extra 1 ns delay coming from?
User Avatar
2 votes
2 votes
0 answers
3
sh!va asked Dec 27, 2017
562 views
GATE 2012-ECE Digital Electronics
In this circuit, the race around (A) does not occur (B) occur when CLK = 0 (C) occur when CLK =1 A= 1 and B =1 (D) occur when CLK =1 A= 0 and B =0
In this circuit, the race around(A) does not occur(B) occur when CLK = 0(C) occur when CLK =1 A= 1 and B =1(D) occur when CLK =1 A= 0 and B =0
User Avatar
8 votes
8 votes
1 answer
4
rahul sharma 5 asked Sep 10, 2017
7,597 views
Digital electronics ECE set-3 Gate 2016`
For the circuit shown in the figure, the delay of the bubbled NAND gate is 2ns and that of the counter is assumed to be zero If the clock (Clk) frequency is 1GHz, then the counter behaves as a (A) mod-5 counter (B) mod-6 counter (C) mod-7 counter (D) mod-8 counter
For the circuit shown in the figure, the delay of the bubbled NAND gate is 2ns and that of the counter is assumed to be zeroIf the clock (Clk) frequency is 1GHz, then the...
User Avatar
Link Copied!