Register

digitals

268 views
1 votes
1 votes

here i am confused,T1 clock is bubble with complement(Q0) means clock is a +ve clock from Q0 to T1. In T2 also same.

User Avatar

1 Answer

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
0 answers
1
dileswar sahu asked Jan 22, 2017
618 views
digitals logic
how decoder work?(A and B here which one is LSB & MSB bez not mention).......plz someone explain
how decoder work?(A and B here which one is LSB & MSB bez not mention).......plz someone explain
User Avatar
0 votes
0 votes
1 answer
2
dileswar sahu asked Nov 22, 2016
398 views
digitals
How many minimum number of 2:1 multiplexer required to implement half substractor??
How many minimum number of 2:1 multiplexer required to implement half substractor??
User Avatar
1 votes
1 votes
1 answer
3
dileswar sahu asked Nov 19, 2016
402 views
digitals
plz someone draw its circuit,how it work....
plz someone draw its circuit,how it work....
User Avatar
2 votes
2 votes
1 answer
4
dileswar sahu asked Nov 18, 2016
479 views
digitals
Consider a MOD 555 upcounter, the number of clock pulses for which MSB of the counter is ‘1’ is ______.
Consider a MOD 555 upcounter, the number of clock pulses for which MSB of the counter is ‘1’ is ______.
User Avatar
Link Copied!