1.5k views

In $2's$ complement addition, overflow

1. is flagged whenever there is carry from sign bit addition
2. cannot occur when a positive value is added to a negative value
3. is flagged when the carries from sign bit and previous bit match
4. None of the above
edited | 1.5k views

(B) is the answer. When a positive value and negative value are added overflow never happens.

http://sandbox.mc.edu/~bennet/cs110/tc/orules.html

selected
0
Overflow can when 2 postive value are added and it result in a negative value and vice versa . so overflow falg is set .
0
means?
0
Sir , in case of unsigned numbers .. 2's complement addition of a positive and negative number can yield an overflow .

Here nothing is given about signed or unsgned numbers .. so what will be the answer ?

None of the above?