edited by
452 views
1 votes
1 votes

A 4-bit synchronous counter uses flip-flops with propagation delay times of $15$ ns each. The maximum possible time required for change of state will be _____.

  1. $15$ ns
  2. $30$ ns
  3. $45$ ns
  4. $60$ ns
edited by

3 Answers

Best answer
5 votes
5 votes
In Synchronous counter , all the flip-flops change their states at the same time.

hence the maximum possible time neeeded is 15 ns.
selected by
2 votes
2 votes
In synchronous counters, the clock input is given to all the FFs at the same time. So, all the FFs begin their operations at the same time, and hence end them at the same time.

In 15ns all the FFs would change their respective states parallelly.
0 votes
0 votes
@Bikram Sir,please suggest some solution
Answer:

Related questions

2 votes
2 votes
1 answer
1
Bikram asked Nov 26, 2016
929 views
The excess $3$ code of decimal number $26$ is:$0100 1001$$01011001$$1000 1001$$01001101$
3 votes
3 votes
1 answer
2
Bikram asked Nov 26, 2016
273 views
$1$’s complement representation of decimal number of -$17$ by using $8$ bit representation is:$1110 \ 1110$$1101 \ 1101$$1100 \ 1100$$0001 \ 0001$
3 votes
3 votes
1 answer
3
Bikram asked Nov 26, 2016
2,861 views
If signed numbers are used in binary arithmetic, then which one of the following notations would have unique representation for zero?Sign-magnitude$1$’s complement$2$�...