The Gateway to Computer Science Excellence
0 votes

A certain computer system was designed with cache memory of size $1$ Kbytes and main memory size of $256$ Kbytes. The cache implementation was fully associative cache with $4$ bytes per block. The CPU memory data path was $16$ bits and the memory was $2-$way interleaved. Each memory read request presents two $16-$bit words. A program with the model shown below (Fig.5) was run to evaluate the cache design.


Answer the following questions:

  1. What is the hit ratio?
  2. Suggest a change in the program size of model to improve the hit ratio significantly.
in CO and Architecture by Boss (30.8k points)
edited by | 182 views

Please log in or register to answer this question.

Related questions

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,737 questions
57,321 answers
105,140 users