retagged by
2,622 views
2 votes
2 votes

Consider an instruction sequence of length n that is streaming through the instruction pipeline. Let p be the probability of encountering a conditional or unconditional branch instruction, and let q be the probability that execution of a branch instruction $I_x$ causes a jump to a nonconsecutive address. Assume that each such jump requires the pipeline to be cleared, destroying all ongoing instruction processing, when $I_x$ emerges from the last stage.

If no of stages of pipeline = $k$ , what is the expression for speedup over non pipeline in terms of 

  • $t_{np}$ = one instruction execution time in non pipeline
  • $k$ = no of stages in the pipeline
  • $t_p$ = cycle time in pipeline
  • $p$ and $q$ are given probabilities.
  • $n$ is the no of instruction
retagged by

1 Answer

3 votes
3 votes

An instruction sequence of length n

 The probability that execution of a branch instruction q

The instruction without branch (n-q)

p  be the probability of conditional and unconditional branch instruction

$I_x$  causes a jump to a nonconsecutive address

means $I_x$  is conditional branch instruction.

Unconditional branch instruction (p-$I_x$)

So, execution time of pipeline processor =$(n-q)\times t _{p}+q((p-I_{x})\times kt_{p}+I_{x}\times t _{p})$

Speedup=$\frac{t_{np}}{(n-q)\times t _{p}+q((p-I_{x})\times kt_{p}+I_{x}\times t _{p})}$

Reference:https://gateoverflow.in/683/gate2000-12

Related questions

2 votes
2 votes
4 answers
1
5 votes
5 votes
1 answer
4
Akriti sood asked Nov 1, 2016
1,697 views
The speedup of a pipeline is 5 and operating with an efficiency of 60% what will be the number of stages ? 8 7 9 1