2,736 views
0 votes
0 votes

A, B, C and D are input bits, and Y is the output bit in the XOR gate circuit of the figure below. Which of the following statements about the sum S of A, B, C, D and Y is correct?

(A) S is always either zero or odd

(B) S is always either zero or even

(C) S = 1 only if the sum of A, B, C and D is even

(D) S = 1 only if the sum of A, B, C and D is odd

4 Answers

0 votes
0 votes
Answer is D. TRy making the Y 1. If sum will be odd means possible values are either sum is 1, 3 . try making sum 1. either  and b should be different or c and d should be different but one pair has to be zero. (0,1) (0,0) or (0,0)(1,0) then sum will be 1 like wise try for making 3. The y = 1 only when xor input are complement of each other. so D
0 votes
0 votes

CORRECT OPTIONS : B,D

FOR OUTPUT Y=0 : 

AB(00) , CD(11) THEN HERE WE GET SUM=0 CARRY=1 AND EVEN

AB(00) , CD(00) THEN SUM IS 0 ;EVEN 

AB(01) , CD(01) SUM=0 , EVEN

AB(11) , CD(11) THEN SUM=0 FOR ALL THESE CASES SUM IS EITHER ZERO OR EVEN

FOR OUTPUT Y=1:

AB(00) , CD(10) SUM=1 AND ODD

AB(11) , CD(10) SUM=1 AND ODD 

             

            

0 votes
0 votes
Y = (A ⊕ B) ⊕ (C ⊕ D)

 

Y = 1, iff A ⊕ B is 1 and C ⊕ D is 0 or, A ⊕ B is 0 and C ⊕ D is 1

 

=> Y = 1 iff:

1) A = B' and C = D

=> A+B+C+D = 1 or, 3

=> S = 2 or, 4

or,

2) A = B and C = D'

=> A+B+C+D = 1 or, 3

=> S = 2 or, 4

 

Y = 0, iff A ⊕ B is 1 and C ⊕ D is 1 or, A ⊕ B is 0 and C ⊕ D is 0

 

=> Y = 0 iff:

1) A = B' and C = D'

=> A+B+C+D = 2

=> S = 2

or,

2) A = B and C = D

=> A+B+C+D = 0 or, 4

=> S = 0 or, 4

 

=> B)

Related questions

2 votes
2 votes
1 answer
1
Sambhrant Maurya asked Jan 4, 2019
3,876 views
The clock frequency applied to the digital circuit shown in the figure below is 1 kHz. If the initial state of the output Q of the flip-flop is ‘0’, then the frequenc...
1 votes
1 votes
2 answers
2
_Dipak_ asked Apr 17, 2015
1,010 views
0 votes
0 votes
3 answers
3
_Dipak_ asked Apr 17, 2015
721 views
1 votes
1 votes
1 answer
4
sh!va asked Mar 10, 2017
1,548 views
A 4 bit module -16 ripple counter uses JK F/F. If the propagation delay of each F/F is 50 nano seconds, the maximum clock frequency that can be used is equal to(a) 20 MHz...