retagged by
749 views
0 votes
0 votes
Registers R1 and R2 contain memory address and data to be written in that memory adress respectively. To execute the instruction that transfers content of R2 to memory adress pointed by R1 we would first need to transfer content of R1 to MAR and R2 to MDR.
MAR <- R1
MDR <- R2
Can both of these operations be performed in same clock cycle?
retagged by

1 Answer

0 votes
0 votes
No it will require 2 cycles. Bacause we have a common bus. At one time we can't activate the load signal bith the register in one clock. otherwise they will be loaded with same value. And even bus can contain 1 thing at a time. so 2 cycles will be needed

Related questions

0 votes
0 votes
0 answers
1
Na462 asked Dec 8, 2018
680 views
Which of the following mode of data transfer uses Interrupt mechanism ? (More then may be correct)Programmed I/OInterrupt Driven data transferDMA ModeAsynchronous I/OSync...
2 votes
2 votes
4 answers
3
worst_engineer asked Jan 14, 2016
2,885 views
A hard disk with transfer rate of 20 kbps is constantly transferring data to memory using DMA cycle stealing mode. The size of data transfer is 32 bytes. The processor ru...
0 votes
0 votes
1 answer
4
Na462 asked Jul 23, 2018
1,104 views
Consider 8-bit DMA device operating in cycle stealing mode (Single Transfer Mode). Each DMA cycle takes 6 clock and each clock is of 2 MHz. An intermediate CPU machine cy...