recategorized by
1,680 views
7 votes
7 votes

The following program fragment was written in an assembly language for a single address computer with one accumulator register:

LOAD	B
MULT	C
STORE	T1
ADD	A
STORE	T2
MULT	T2
ADD	T1
STORE	Z

Give the arithmetic expression implemented by the fragment.

recategorized by

3 Answers

Best answer
21 votes
21 votes

$LOAD\ B : ACC \leftarrow M[B]: ACC=B$

$MULT\ C: ACC \leftarrow ACC\times M[C]:ACC=BC$

$STORE\ T1 :M[T1] \leftarrow ACC: M[T1]=BC$

$ADD\ A : ACC \leftarrow ACC+M[A]: ACC=BC+A$

$STORE\ T2 :M[T2] \leftarrow ACC: M[T2]=BC+A$

$MULT\ T2: ACC \leftarrow ACC\times M[T2]:ACC=(BC+A)^2$

$ADD\ T1 : ACC \leftarrow ACC+M[T1]:ACC=(BC+A)^2+BC$

$STORE\ Z: M[Z] \leftarrow ACC:M[Z]=(BC+A)^2+BC$


$Z=(BC+A)^2+BC$

0 votes
0 votes
ACC <-  B

ACC <- C * ACC

M[T1] <- ACC         // T1= B*C

ACC<- A+ ACC

M[T2] <- ACC         // T2 = A+ (B+C)

ACC <- T2 * ACC

ACC <- T1+ ACC

Z<- ACC                // Z=$[A+(B*C)]^{2}$+ (B+C)

Related questions

12 votes
12 votes
1 answer
1
go_editor asked Dec 19, 2016
3,499 views
In the program scheme given below indicate the instructions containing any operand needing relocation for position independent behaviour. Justify your answer.$$\begin{arr...
1 votes
1 votes
0 answers
2
27 votes
27 votes
3 answers
4
go_editor asked Dec 11, 2016
3,951 views
Using an expanding opcode encoding for instructions, is it possible to encode all of the following in an instruction format shown in the below figure. Justify your answer...