edited by
709 views

3 Answers

Best answer
2 votes
2 votes

Option C is Correct Answer. 

selected by
2 votes
2 votes
Answer is (C)

characteristic equation of  JK flip flop is JQ'+K'Q  and T flip flop is Q xor T   i.e (Q'T+T'Q)

In option C input supplied to T is JQ'+KQ

as the Characteristic equation of T flip flop is Q'T+T'Q

substitute T as JQ'+KQ

Q'(JQ'+KQ)+(JQ'+KQ)'Q

JQ'+((J'+Q)(K'+Q'))Q

JQ'+(J'K'+J'Q'+QK')Q

JQ'+J'K'Q+K'Q

JQ'+K'Q(1+J')          1+x=1(OR gate property)

JQ'+K'Q
edited by
0 votes
0 votes

charactristic equation of jk ff is jq'+k'q so this equation in SOP form but in option (b) ,(d) is given in pos form so option (b) ,(d) will never be the answer now we hav to check only the answer by checking only (a) ,(c) 

and in (a) nand nor gate is applied so by putting  t= (jq'+sq)' equation in eqn t=t'q+tq' we cant reach the eqn of jk ff

so similarly option c can be approached 

Related questions

1 votes
1 votes
2 answers
1
_Dipak_ asked Apr 17, 2015
986 views
2 votes
2 votes
1 answer
2
Sambhrant Maurya asked Jan 4, 2019
3,790 views
The clock frequency applied to the digital circuit shown in the figure below is 1 kHz. If the initial state of the output Q of the flip-flop is ‘0’, then the frequenc...
1 votes
1 votes
1 answer
4
sh!va asked Mar 10, 2017
1,533 views
A 4 bit module -16 ripple counter uses JK F/F. If the propagation delay of each F/F is 50 nano seconds, the maximum clock frequency that can be used is equal to(a) 20 MHz...