retagged by
325 views
1 votes
1 votes

retagged by

1 Answer

0 votes
0 votes
  1 2 3 4 5 6 7 8 9 10 11 12 13
I1 IF ID EX MA WB                
I2   IF ID EX MA WB              
I3     IF       ID EX MA WB      
I4             IF ID     EX MA WB

Total clock cycles=13.

Related questions

0 votes
0 votes
1 answer
1
shima abdullah asked Jun 27, 2022
811 views
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...
2 votes
2 votes
2 answers
2
Nihal Singh asked Oct 26, 2021
1,436 views
Hi, I have a question like how Load/Store operation behave in pipelining, with or without operand forwarding ?
1 votes
1 votes
1 answer
3
s_dr_13 asked Mar 8, 2019
652 views
Please cite some useful resources where lots of problems are based on pipeline,illustrating every kind of problems can be asked in GATE