21164 Instruction Unit Pipeline

Fetch & issue

- S0: instruction fetch
 - branch prediction bits read
- S1: opcode decode
 - target address calculation
 - if predict taken, redirect the fetch

instruction TLB check

S2: instruction slotting: decide which of the next 4

instructions can be issued

- intra-cycle structural hazard check
- intra-cycle data hazard check
- · steer issuable instructions to appropriate functional unit
- S3: instruction dispatch
 - inter-cycle load-use data hazard check
 - inter-cycle structural hazard check
 - register read

CSE548

Advanced Pipelining


21164 Integer Pipeline

Execute (2 pipelines)

- S4: integer execution effective address calculation
- S5: conditional move & branch execution data cache access
- S6: register write

1

UltraSPARC 1



Integrated integer & (partial) floating point pipeline

CSE548

Advanced Pipelining

3

4

Pentium Pro

10 stage fetch & decode pipeline (minimum)

BTB access (1 stage)

instruction fetch & align for decoding (2.5 stages)

decode & uop generation (2.5 stages)

register renaming & instruction issue to reservation stations (4 stages minimum)

4 stage integer pipeline (minimum)

execute, resolve branch (1 stage)


write registers (3 stages minimum)

5 stage load pipeline (minimum)

address calculation & to memory reorder buffer (1 stage minimum) integrated L1 & L2 data cache access

pipelined FP add & multiply

Intel P6 (Pentium Pro)




CSE548

Advanced Pipelining

5

Intel P6



Advanced Pipelining

Intel P6

Some bandwidth constraints: maximum for one cycle

- · 16 bytes fetched
- 3 instructions decoded
- 5 instructions issued
- 1 load & 1 store access to the L1 cache
- 1 cache result returned
- 3 instructions to the reorder buffer
- 3 instructions committed

if

- good instruction mix
- · right instruction order
- operands available
- functional units available
- · load & store to different cache banks
- · all previous instructions already committed

CSE548

Advanced Pipelining

7

8

Comparison

Different pipeline structures

- partial decoding before placed in I cache (not X: too hard)
- good dynamic branch prediction
- slot/group/issue stage
- degree of pipelining

A, S, X: most superpipelined

M: old style

- number of pipelines
 - M: integer, memory access, floating point all decoupled
 - S: integrated integer & floating point
 - X: integrated L1 & L2 data cache access