Recent activity

0 votes

0 answers

1

Allocation

asked 51 minutes ago in Programming by Deepalitrapti Active (1k points) | 1 view

0 votes

0 answers

2

Scheduling

asked 52 minutes ago in Programming by Deepalitrapti Active (1k points) | 1 view

0 votes

0 answers

3

Workbook

asked 52 minutes ago in Theory of Computation by Rhythm (35 points) | 1 view

0 votes

0 answers

4

Programming

asked 54 minutes ago in Programming by Deepalitrapti Active (1k points) | 3 views

0 votes

0 answers

5

Direct Mapping and set associative Mapping

commented 1 hour ago in CO & Architecture by srestha Veteran (104k points) | 79 views

0 votes

1 answer

6

TIFR2019-B-11

answered 1 hour ago in Others by Sayan Bose Active (4.8k points) | 53 views

+32 votes

9 answers

7

GATE2015-3-5
The number of $4$ digit numbers having their digits in non-decreasing order (from left to right) constructed by using the digits belonging to the set $\{1, 2, 3\}$ is ________.

commented 1 hour ago in Combinatory by air1 Active (3.4k points) | 3.1k views

0 votes

1 answer

8

TIFR2019-B-4

answered 1 hour ago in Others by AMALJITH Junior (745 points) | 53 views

+2 votes

1 answer

9

TIFR2019-A-15

answered 1 hour ago in Others by AMALJITH Junior (745 points) | 40 views

0 votes

0 answers

10

TIFR2019-A-10

commented 1 hour ago in Others by Sayan Bose Active (4.8k points) | 58 views

+2 votes

2 answers

11

GATE-2013-AE-GA-6
Velocity of an object fired directly in upward direction is given by ܸ$V\mathit{}=80-32 t\mathit{}$, where $t\mathit{}$ (time) is in seconds. When will the velocity be between $32 \;m/sec$ and $64 \;m/sec$? $\left(1, \dfrac{3}{2}\right)$ $\left(\dfrac{1}{2}, 1\right)$ $\left(\dfrac{1}{2},\dfrac{3}{2}\right)$ $\left(1, 3\right)$

answered 2 hours ago in Numerical Ability by Peeyush Pandey Junior (781 points) | 260 views

+23 votes

9 answers

12

GATE2006-IT-69
A program on machine $X$ attempts to open a $UDP$ connection to port $5376$ on a machine $Y$, and a $TCP$ connection to port $8632$ on machine $Z$. However, there are no applications listening at the corresponding ports on $Y$ and $Z$. An $ICMP$ Port Unreachable error will be generated by $Y$ but not $Z$ $Z$ but not $Y$ Neither $Y$ nor $Z$ Both $Y$ and $Z$

commented 2 hours ago in Computer Networks by Aakash_ Active (2.1k points) | 3.4k views

+1 vote

2 answers

13

GATEBOOK-2019-COA1-17
Suppose the functions $F$ and $G$ can be computed in $8$ and $3$ nanoseconds by functional units $U_F$ and $U_G$, respectively. Given three instances of $U_F$ and three instances of $U_G$, it is required to implement the computation $F(G(X_i))$ ... . Ignoring all other delays, the minimum time required to complete this computation is ( in nanoseconds): $28$ $33$ $43$ $49$

answer selected 2 hours ago in CO & Architecture by sushmita Boss (15.6k points) | 45 views

0 votes

0 answers

14

#2-phase-locking
does all conflict serializable schedule guaranty strict 2 Phase locking and vice versa?

asked 2 hours ago in Databases by harsh yadav (37 points) | 1 view

0 votes

1 answer

15

TIFR2019-A-11

commented 2 hours ago in Others by srestha Veteran (104k points) | 90 views

+15 votes

3 answers

16

GATE1999-2.22
The main difference(s) between a CISC and a RISC processor is/are that a RISC processor typically has fewer instructions has fewer addressing modes has more registers is easier to implement using hard-wired logic

answered 2 hours ago in CO & Architecture by iamrahuljain (477 points) | 1.6k views

0 votes

0 answers

17

TIFR2019-B-12

commented 2 hours ago in Others by srestha Veteran (104k points) | 58 views

0 votes

2 answers

18

risc vs cisc
State True/False: "CISC architectures may perform better than RISC architectures in network centric applications."

answered 2 hours ago in CO & Architecture by iamrahuljain (477 points) | 176 views

0 votes

2 answers

19

ISRO 2009-ECE RISC vs CISC
The theoretical dividing line between Reduced Instruction Set computing (RISC) microprocessor and Complex Instructions Set Computing (CISC) microprocessor is a) Instruction execution rate to be one instruction per clock cycle b) Number of address and data lines c) Number of pins in the chip d) None of the above

answered 2 hours ago in Digital Logic by iamrahuljain (477 points) | 245 views

0 votes

1 answer

20

Pielining-Doubt
Consider below sequence of instructions $1.lw\,s2,0(s1)$ $2.lw\,s1,40(s6)$ $3.sub\,s6,s1,s2$ $4.add\,s6,s2,s2$ $5.or\,s3,s6,0$ $6.sw\,s6,50(s1)$ What is the number of clock cycles taken by above set of instructions when ... cycles (b)11 cycles Are my answers correct? Source:https://cseweb.ucsd.edu/classes/wi12/cse141-a/solutions/assignment5-soln.pdf Question 3, part 3 and 4.

commented 2 hours ago in CO & Architecture by Prateek Raghuvanshi Loyal (8.1k points) | 56 views

0 votes

0 answers

21

#tanenbaum
A router is blasting out IP packets whose total length (data plus header) is1,024 bytes. Assuming that packets live for 10 sec, what is the maximum data line speed the router can operate at without danger or cycling through the IP datagram ID number space? my solution: Packet ... bandwith= 512mb/ 10 sec =51.2 mbps ... . .but answer given is 53.68mbpsi dont know where i am wrong?

commented 2 hours ago in Computer Networks by Hemanth_13 Loyal (5.4k points) | 5 views

+26 votes

3 answers

22

GATE2001-8
Consider a disk with the following specifications: 20 surfaces, 1000 tracks/surface, 16 sectors/track, data density 1 KB/sector, rotation speed 3000 rpm. The operating system initiates the transfer between the disk and the memory sector-wise. Once the head has been ... transfer? What is the maximum percentage of time the CPU is held up for this disk I/O for cycle-stealing DMA transfer?

commented 2 hours ago in Operating System by dharmesh7 (393 points) | 2.6k views

0 votes

1 answer

23

TIFR2019-B-10

answer edited 2 hours ago in Others by Manoja Rajalakshmi A Loyal (6.9k points) | 64 views

0 votes

0 answers

24

gatebook COA test
Consider a program being run on a processor. A modification in processor design caused 30% of the program to speed up by ten times while three fourth of the remaining program has a speed up of 80 and 40% of the remaining part of the program performs poorer ... by 50%. The remaining program has a speedup of 1. The overall speedup of the program exact to two decimal places is:-

commented 2 hours ago in CO & Architecture by sushmita Boss (15.6k points) | 15 views

0 votes

0 answers

25

#sr protocol
in sr protocol, we get negative acknowledgment whenever there is packet lost or when a packet got corrupted at receiver side?

commented 2 hours ago in Computer Networks by Hemanth_13 Loyal (5.4k points) | 4 views

0 votes

2 answers

26

Cache Memory
Consider the following statements: S1 : Doubling the line size halves the number of tags in the cache. S2 : Doubling the associativity doubles the number of tags in the cache. S3 : Doubling the line size usually reduce compulsory misses. Which of the above statements is always true?

commented 2 hours ago in CO & Architecture by Gate Fever Active (3.5k points) | 57 views

0 votes

0 answers

27

# networking
IP is a Packet stream protocol and it has identification number bits=16. What does this mean whether ”it can have 2^16 distinct packets at max” or “in a packet, we can have a maximum of 2^16 bits only”

commented 2 hours ago in Computer Networks by OneZero (349 points) | 3 views

+1 vote

1 answer

28

bubble sort
How many passes of bubble sort are required to sort the following sequence (Pass is counted only when at least one swap is performed in the bubble sort pass)? 12, 15, 17, 11, 14, 13 (a) 6 (b) 5 (c) 4 (d) 3 I am getting ans as 3 but given answer in 4. please verify it

comment edited 3 hours ago in Algorithms by Lakshman Patel RJIT Boss (20.9k points) | 26 views

+1 vote

1 answer

29

TIFR2019-A-9

commented 3 hours ago in Others by shreyansh jain Active (1.2k points) | 51 views

+17 votes

3 answers

30

GATE2007-81
Consider a machine with a byte addressable main memory of $2^{16}$ bytes. Assume that a direct mapped data cache consisting of $32$ lines of $64$ bytes each is used in the system. A $50$ x $50$ ... second time? line $4$ to line $11$ line $4$ to line $12$ line $0$ to line $7$ line $0$ to line $8$

commented 3 hours ago in CO & Architecture by Shaik Masthan Boss (43.2k points) | 2k views

0 votes

0 answers

31

GATE previous years with little Modification

commented 3 hours ago in Graph Theory by vg653 (31 points) | 13 views

0 votes

1 answer

32

Pipeline
A pipelined Processor contains 5 instructions stages of execution times 120ns, 160ns, 105 ns, 135ns and 155ns with a register delay 10ns on each stage. What is the percentage of performance increased with 1000 instructions instead of 10 instructions

commented 3 hours ago in CO & Architecture by aditi19 Active (2.2k points) | 40 views

0 votes

0 answers

33

I have bought the hardcopy of the book but still did not get the tracking ID. Please mail me the information

commented 3 hours ago in Others by Arjun Veteran (370k points) | 19 views

0 votes

0 answers

34

Testbook Chapter test
If $y = f(x)$ is a solution of $ d^2y/dx^2 = 0$ , with boundary conditions $y=8$ at $x=0$ and $dy/dx =4$ at $x=16$, Find the value of $f(-2)$ When they say, $y = f(x)$ is a solution of $ d^2y/dx^2 = 0$ What does that mean?

comment edited 3 hours ago in Mathematical Logic by shreyansh jain Active (1.2k points) | 20 views

0 votes

0 answers

35

Countability
Can someone tell me if countability topic from toc is still in syllabus of gate 2019 or not

asked 3 hours ago in Theory of Computation by sanket03 (11 points) | 4 views

+2 votes

0 answers

36

TIFR2019-B-9

commented 3 hours ago in Others by Utkarsh Joshi Loyal (5.4k points) | 90 views

+2 votes

3 answers

37

TIFR2019-A-1

answer selected 3 hours ago in Others by Sayan Bose Active (4.8k points) | 104 views

0 votes

0 answers

38

#sr Protocol
in Selective Repeat protocol, for every packet lost do we have a negative acknowledgment or when we have only corrupt bits then only receiver sends a negative acknowledgment?

asked 3 hours ago in Computer Networks by harsh yadav (37 points) | 3 views

+1 vote

1 answer

39

How to solve such question
$ \quad \begin{bmatrix} 3 & 7.5 \\ -6 & 4.5 \end{bmatrix} \quad \begin{bmatrix} x \\y \end{bmatrix} \quad = \begin{bmatrix} 6 \\ -90 \end{bmatrix} \quad $ which of the following represent the solution of the system of ... 2, 3 Please enumerate the steps to solve this problem as I am looking for a procedure and want to learn this topic from this question possibly.

commented 3 hours ago in Linear Algebra by `JEET Active (2.3k points) | 24 views

+1 vote

1 answer

40

TIFR2019-A-4

answer edited 3 hours ago in Others by Shobhit Joshi Active (1.1k points) | 102 views

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

Recent activity

Recent Posts

Recent Blog Comments