Email or Username
I forgot my password
Quick search syntax
My GATE Preparation Experience (AIR 6 in GATE CS 2020) and Tips For Future Aspirants
IIT Madras MS in CSE Interview Experience
My GATE Preparation Experience (GATE CS 2020 AIR 188)
Interview Experience at IITM MS CS 2020
IIT Delhi CSE MS(R) Interview Experience- July 2020
Programming and DS
Theory of Computation
CO and Architecture
Tier 1 Placement Questions
Recent Blog Comments
Congrats Aravind :) Don’t just copy...
I started giving full length tests in late...
Bro when did you started giving full length mock...
I think that's a matter of personal preference...
Bro in your text you din't mention about your...
Recent posts tagged ability
aptitude and resoning
May 15-21 Verbal Ability: Finding appropriate word, reading passages, basic grammar usage Logical Reasoning and Data Interpretation: Verbal reasoning deriving conclusion from passage, conclusions as in puzzles (can be in mathematical logic also), deriving ... they where able to do practice and score well in this part any good source or links materials please share
An instruction pipeline has five stages, namely, instruction fetch (IF), instruction decode and register fetch (ID/RF), instruction execution (EX), memory access (MEM), and register writeback (WB) with stage latencies $1$ ns, $2.2 $ ns, $2$ ns, $1$ ns, and $0.75$ ... times of this program on the old and the new design are $P$ and $Q$ nanoseconds, respectively. The value of $P/Q$ is __________.
Jun 26, 2017
To see more, click for the
full list of questions