Register

Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Filter

Hot questions in CO and Architecture

0 votes
0 answers
152
Made easy
In it’s solution how are they obtaining x with the given operation? Should we not have 1 more register to keep x separate?
In it’s solution how are they obtaining x with the given operation? Should we not have 1 more register to keep x separate?
User Avatar
0 votes
1 answer
153
Memory System
Design a memory system of capacity 2048x16 using 128x8 RAM chips. Show address lines, data lines, and control signals
Design a memory system of capacity 2048x16 using 128x8 RAM chips. Show address lines, data lines, and control signals
User Avatar
24 votes
3 answers
155
GATE CSE 2005 | Question: 67
Consider a direct mapped cache of size $32$ $KB$ with block size $32$ $bytes$. The $CPU$ generates $32$ $bit$ addresses. The number of bits needed for cache indexing and the number of tag bits are respectively, $10, 17$ $10, 22$ $15, 17$ $5, 17$
Consider a direct mapped cache of size $32$ $KB$ with block size $32$ $bytes$. The $CPU$ generates $32$ $bit$ addresses. The number of bits needed for cache indexing and ...
User Avatar
0 votes
1 answer
165
#Applied Course
How I2-I4 is counted?
How I2-I4 is counted?
User Avatar
0 votes
0 answers
167
RTMNU W22
Explain the difference between hardwired control unit and microprogrammed control unit with neat diagram. Illustrate the concept hardwired control associated with a control memory.
Explain the difference between hardwired control unit and microprogrammed control unit with neat diagram. Illustrate the concept hardwired control associated with a contr...
User Avatar
Page: