Register

Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Filter

Hot questions in CO and Architecture

0 votes
1 answer
165
#Applied Course
How I2-I4 is counted?
How I2-I4 is counted?
User Avatar
0 votes
0 answers
167
RTMNU W22
Explain the difference between hardwired control unit and microprogrammed control unit with neat diagram. Illustrate the concept hardwired control associated with a control memory.
Explain the difference between hardwired control unit and microprogrammed control unit with neat diagram. Illustrate the concept hardwired control associated with a contr...
User Avatar
0 votes
1 answer
173
Made Easy Test Series : Assume a system has a 64bit VAS and 48 bit PAS. Page size is equal to 4KB. If only single level paging is used then the size of the page table (in TB)
Can anybody explain why are they dividing the number of pages by page size?According to me, it should be – Page table size = Number of entries * entry sizei.e PT size =...
User Avatar
0 votes
1 answer
175
gate 2024
do we have non linear pipelines and minimum average latency for gate cs 2024
do we have non linear pipelines and minimum average latency for gate cs 2024
User Avatar
2 votes
1 answer
176
Unacademy Computer Organisation and Workbook
consider a system which supports 2-address and 1-address instructions. The system has 18 bits instructions. if there are 7 2-address instructions and 1152 1-address instructions, then what is the maximum size of memory supported by system?
consider a system which supports 2-address and 1-address instructions. The system has 18 bits instructions. if there are 7 2-address instructions and 1152 1-address instr...
User Avatar
0 votes
2 answers
177
SCIENTIST B CPCB 2023 CSE
Consider a graph with n vertices that is a collection of k disjoint trees, where 𝑛 > 𝑘 > 1 . How many edges does this graph have? (A) n-1 (B) k (n-1) (C) n-k (D) n-k-1
Consider a graph with n vertices that is a collection of k disjoint trees, where 𝑛 𝑘 1 . How many edges does this graph have?(A) n-1 (B) k (n-1) (C) n-k (D) n-k-1...
User Avatar
0 votes
0 answers
178
Test Series
Please tell the solution for both questions
Please tell the solution for both questions
User Avatar
Page: