Register

Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Filter

Hot questions in CO and Architecture

0 votes
0 answers
211
Hit Latency | Computer Organization
is this formula is correct if it is correct then in gate 2006 Question 75 why they not used this formula https://gateoverflow.in/43565/gate-cse-2006-question-75
is this formula is correct if it is correct then in gate 2006 Question 75 why they not used this formulahttps://gateoverflow.in/43565/gate-cse-2006-question-75
User Avatar
0 votes
0 answers
218
Self Doubt Random found on Internet
Consider a system which supports 2-address and 1-address instructions both. System has 20-bits instructions and 7-bits addresses then which of the following is/are the number of 1-address instructions possible for the system?
Consider a system which supports 2-address and 1-address instructions both. System has 20-bits instructions and 7-bits addresses then which of the following is/are the nu...
User Avatar
6 votes
5 answers
219
ISRO2020-16
A computer which issues instructions in order, has only $2$ registers and $3$ opcodes $\text{ADD, SUB}$ and $\text{MOV}$. Consider $2$ ... by how many $\text{MOV}$ instructions? $\text{Case 2,2}$ $\text{Case 2,3}$ $\text{Case 1,2}$ $\text{Case 1,3}$
A computer which issues instructions in order, has only $2$ registers and $3$ opcodes $\text{ADD, SUB}$ and $\text{MOV}$. Consider $2$ different implementations of the fo...
User Avatar
0 votes
2 answers
220
Addressing mode
User Avatar
0 votes
1 answer
221
IB JIO II Tech 2023
What is capacity of memory having 16 address lines of row decoder, 8 address lines for column decoder and 8 data lines? 1. 4MB 2. 16MB 3. 8MB 4. 32MB
What is capacity of memory having 16 address lines of row decoder, 8 address lines for column decoder and 8 data lines?1. 4MB 2. 16MB 3. 8MB 4. 32MB
User Avatar
0 votes
1 answer
223
Unacadmey book
If we have a non pipeline processor which has a cycle time of 40 ns and average CPI of 5.4 .Assuming a 5 stage pipeline model calculate the speed up of pipeline over non pipeline processor.
If we have a non pipeline processor which has a cycle time of 40 ns and average CPI of 5.4 .Assuming a 5 stage pipeline model calculate the speed up of pipeline over non ...
User Avatar
44 votes
5 answers
228
GATE CSE 2001 | Question: 1.7, ISRO2008-18
More than one word are put in one cache block to: exploit the temporal locality of reference in a program exploit the spatial locality of reference in a program reduce the miss penalty none of the above
More than one word are put in one cache block to:exploit the temporal locality of reference in a programexploit the spatial locality of reference in a programreduce the m...
User Avatar
2 votes
1 answer
229
NTRO EXAM
In a pipeline with three stages, what is the minimum number of instructions that must be in the pipeline to achieve maximum speedup? A) 1 B) 2 C) 3 D) 4
In a pipeline with three stages, what is the minimum number of instructions thatmust be in the pipeline to achieve maximum speedup?A) 1 ...
User Avatar
Page: