Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Hot questions in CO and Architecture

1 votes
1 answer
3242
Consider a 32 bit microprocessor that has on chip 32 K byte 4 way set associative cache. Block size of cache is two 32 bitwords. The set number to which the word from mem...
2 votes
0 answers
3243
please solve this question as made easy solution seems to be wrong. In their solution they have considered memory cycles for fetch as well as decode phase but according t...
1 votes
0 answers
3246
0 votes
0 answers
3247
1 votes
1 answer
3248
%CPU Block=DMA Transfer Time /Total Transfer TimeHow is this formula coming?
0 votes
2 answers
3249
0 votes
1 answer
3250
Will it be 4Gb or 4GB?
2 votes
2 answers
3252
A certain hard disk rotates at 6000rpm. It has 1KB data per sector and 64 sectors per track and has seek time = 5sec. What is the time required to read data from 800 rand...
0 votes
1 answer
3253
Can more than one process be there in cache at a time?(Question may look silly. Please pardon)
2 votes
2 answers
3254
0 votes
0 answers
3255
What is the difference between Universal serial bus IEEE 1394 and normal bus ?
1 votes
0 answers
3257
1 votes
1 answer
3259
1 votes
0 answers
3260