Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Hot questions in CO and Architecture

1 votes
1 answer
3322
Which of the following cannot be normalized in floating point representation?a 1b 0c Infinityd b and c onlye. a,b and c
0 votes
0 answers
3323
0 votes
1 answer
3324
1 votes
2 answers
3325
2 votes
1 answer
3326
Consider an instruction pipeline which has speed up factor IO. While operation with 80% efficiency.  what could be the no. Of stages in the pipeline?a. 8        b...
2 votes
1 answer
3327
The cache memory of 1K words uses direct mapping with a block size of 4 words. How many blocks can the cache256512 words.1024 words128 words
0 votes
1 answer
3329
0 votes
1 answer
3331
3 votes
0 answers
3332
what is virtually indexed cache ?? and for what purpose it has been used ??not getting this diagram...
0 votes
1 answer
3333
2 votes
1 answer
3340