Register

Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Filter

Hot questions in CO and Architecture

0 votes
1 answer
3461
Can Anyone tell me to what depth should I cover the book Computer Organization and Embedded systems(6th edition)?
I am reading Computer Organization and Embedded systems(6th edition).Do I have to read Ch 1-3,5,6,8,9 completely? Specifically do I have to read Chapter 9( Arithmetic) co...
User Avatar
0 votes
0 answers
3462
assembly
User Avatar
3 votes
1 answer
3465
reducing misses in cache..
which of the following statement (if any) are generally true? 1. There is no way to reduce compulsory misses. 2. Full associative cache have no conflict misses. 3. In reducing misses, associativity is more important than capacity.
which of the following statement (if any) are generally true?1. There is no way to reduce compulsory misses.2. Full associative cache have no conflict misses.3. In reduci...
User Avatar
1 votes
1 answer
3474
ROM - Timing Diagram
User Avatar
2 votes
1 answer
3475
How do you compare associativity (in cache) to chaining in hash table?
How do you compare associativity (in cache) to chaining in hash table?
How do you compare associativity (in cache) to chaining in hash table?
User Avatar
2 votes
1 answer
3476
pipelining
User Avatar
0 votes
2 answers
3477
Direct Mapped Cache
If we are given direct mapped cache, we have to add Multiplexer delay to the comparator delay ?
If we are given direct mapped cache, we have to add Multiplexer delay to the comparator delay ?
User Avatar
0 votes
1 answer
3478
Finding transfer time of a sector
Given explanation of the problem: I couldn't understand why to add average rotational latency. I think that transfer time of sector should be just 6 microsec. If the same question comes in GATE what should I write?
Given explanation of the problem:I couldn't understand why to add average rotational latency. I think that transfer time of sector should be just 6 microsec. If the same ...
User Avatar
Page: