Register

Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Filter

Most viewed questions in CO and Architecture

12 votes
1 answer
122
Advanced Computer Architecture , KAI HWANG | How to Find MAL from Collision Vector | Non-Linear Pipeline
Collition Vector : 1011010 MAL for the above Collition Vector is _____Please also tell me how to calculate efficiency and throughtput
User Avatar
24 votes
2 answers
125
GATE CSE 2009 | Question: 29
Consider a $4$-way set associative cache (initially empty) with total $16$ cache blocks. The main memory consists of $256$ ... $3$ $8$ $129$ $216$
Consider a $4$-way set associative cache (initially empty) with total $16$ cache blocks. The main memory consists of $256$ blocks and the request for memory blocks are in...
User Avatar
3 votes
1 answer
128
Morris Mano Numerical please explain this easy question
Starting from an initial value of R=11011101, determine the sequence of binary values in R after a logical shift-left, followed by a circular shift-right, followed by a logical shift-right and circular shift-left.
Starting from an initial value of R=11011101, determine the sequence of binary values in R after a logical shift-left, followed by a circular shift-right, followed by a l...
User Avatar
1 votes
1 answer
129
The number of bits (in binary) required to represent 25-digit decimal number
The number of bits (in binary) required to represent 25-digit decimal number
The number of bits (in binary) required to represent 25-digit decimal number
User Avatar
5 votes
1 answer
131
dynamic memory
In dynamic memory a) Power dissipation is less than that of static memory b) Clock is needed c) Refreshing is required d) All the above
In dynamic memorya) Power dissipation is less than that of static memoryb) Clock is neededc) Refreshing is requiredd) All the above
User Avatar
Page: