Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Most viewed questions in CO and Architecture

0 votes
0 answers
3361
3 votes
0 answers
3362
i got 0.092ns but how it is 92MIPS?
0 votes
1 answer
3363
What is actually meant by average access time experienced by processor?
0 votes
0 answers
3366
What is the answer and how ?
1 votes
0 answers
3367
0 votes
0 answers
3370
Which addressing mode is best suited for runtime relocation.Which addressing mode is best suited for compile time relocation.
0 votes
0 answers
3371
1) A two way set associative cache memory uses a block size of 4 words . The cache canaccommodate a total of 2048 words from main memory. The main memory size is128kx32.a...
0 votes
0 answers
3372
0 votes
0 answers
3373
0 votes
0 answers
3374
Please give detailed answer if possible please draw diagram
0 votes
0 answers
3376
(ABC)'=A'+B'+C'
0 votes
0 answers
3378
If Some device wants to Transfer some bytes into memory ?? ..By using which signal the Device will contact the CPU??READY[I am ready to transfer] OrINTR
0 votes
0 answers
3379
0 votes
0 answers
3380
When we calculate avg access time, If it is not given in question like it is Hierarchal or Simultaneous access then by default we have to take which access to calculate a...