Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Highest voted questions in CO and Architecture

0 votes
1 answer
3682
0 votes
1 answer
3686
0 votes
3 answers
3691
0 votes
0 answers
3692
in microprogrammed cu every computer instruction has its own microprogammed routine in control memory (mano )Does this mean than every m/c instruction would have its own ...
0 votes
1 answer
3693
Why not option d is correct ?
–1 votes
0 answers
3695
If a processor has 64 address lines and 8 data lines. Then find maximum number of opcodes generated by processor. a)6 b)9 c)3 d)8
–1 votes
1 answer
3696
–1 votes
1 answer
3697
What should be correct answer to this question?In solution it's option A in Carl hamacher text book it's B ? I am confused please help
–1 votes
0 answers
3700