Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Recent questions in CO and Architecture

1 votes
1 answer
3393
4 votes
1 answer
3394
 In an n- CPU shared bus system, if z is the probability that any CPU requests the bus in a given cycle, the probability that only one CPU uses the bus is given by-A. Nz...
1 votes
1 answer
3397
Can someone explain that will Interrupt Service routine will also follow that time sharing environment like other normal processes in system.?I think not. But i want to k...
1 votes
0 answers
3398
https://gateoverflow.in/3547/gate2006-it_8Arjun Sir plz anwser it.
3 votes
2 answers
3399
X=(M+N*O)/(P*Q)  How many zero-address instructions are there?I did it.Just want to check whether it is right?PUSH PPUSH QMULPUSH NPUSH OMULPUSH MADDDIVPOP XSo total 10 ...
4 votes
2 answers
3400
how many comparator and multiplexer are required in set assosiative maping technique . ?? what i know till now is if it is p way set assosiative then p comparator will be...
7 votes
3 answers
3401
The minimum time delay between the initiation of two independent memory operations is calledAccess timeCycle timeRotational timeLatency time
2 votes
1 answer
3402
Consider a 64 KB cache with 256 sets. Addresses are 32 bits. Tags are 19 bits.What is associativity (blocks per set) of this cache?41628
11 votes
2 answers
3403
$\textsf{MOV [BX], AL}$ type of data addressing is called?registerimmediateregister indirectregister relative
1 votes
1 answer
3404
the seek time of a disk is 30ms.it rotates at the rate of 30 rotations/second.the capacity of each track is 300 words.the access time is (approximately) guys can any one ...
9 votes
1 answer
3405
2 votes
1 answer
3408
A 4-stage pipelined processor executed the following loop:for(i=1;i<=100;i++){I1; I2; I3; I4;}What is the no. of clocks to execute the above loop?a.13 b.15 c.16 ...
11 votes
1 answer
3409