Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Recent questions in CO and Architecture

1 votes
1 answer
3522
3 votes
2 answers
3524
0 votes
1 answer
3525
S1 is false ....but can any one plz explain about S2..?
1 votes
1 answer
3526
A 5 stage pipeline with the stages taking 1, 1, 3, 1, 1 units of time has throughput of(A) 1/3 (B) 1/7 (C) 1/5 (D) 1/6Also please explain the answer
3 votes
3 answers
3530
A computer system supports 1-address instructions and 2-address instructions and word size is 16 bits. Main memory is 64 words. If there are eight 2 -address instructions...
0 votes
1 answer
3532
0 votes
1 answer
3535