Web Page

Machine instructions and Addressing modes. ALU, data‐path and control unit. Instruction pipelining. Pipeline hazards, Memory hierarchy: cache, main memory and secondary storage; I/O interface (Interrupt and DMA mode)

$$\scriptsize{\overset{{\large{\textbf{Mark Distribution in Previous GATE}}}}{\begin{array}{|c|c|c|c|c|c|c|c|}\hline
\textbf{Year}& \textbf{2022} & \textbf{2021-1}&\textbf{2021-2}&\textbf{2020}&\textbf{2019}&\textbf{2018}&\textbf{2017-1}&\textbf{2017-2}&\textbf{2016-1}&\textbf{2016-2}&\textbf{Minimum}&\textbf{Average}&\textbf{Maximum}
\\\hline\textbf{1 Mark Count} & 3 &1&2&3&2&2&2&0&1&1&0&1.7&3
\\\hline\textbf{2 Marks Count} & 2 &2&2&4&1&3&4&3&2&5&1&2.8&5
\\\hline\textbf{Total Marks} & 7 &5&6&11&4&8&10&6&5&11&\bf{4}&\bf{7.3}&\bf{11}\\\hline
\end{array}}}$$

Recent questions in CO and Architecture

0 votes
1 answer
91
If we have a non pipeline processor which has a cycle time of 40 ns and average CPI of 5.4 .Assuming a 5 stage pipeline model calculate the speed up of pipeline over non ...
0 votes
2 answers
93
Consider a graph with n vertices that is a collection of k disjoint trees, where 𝑛 𝑘 1 . How many edges does this graph have?(A) n-1 (B) k (n-1) (C) n-k (D) n-k-1...
0 votes
2 answers
97
0 votes
1 answer
98
0 votes
1 answer
99
0 votes
1 answer
100
Under what category does Universal Serial Bus fall: System Bus or a Network connection or something else?
2 votes
1 answer
103
In a pipeline with three stages, what is the minimum number of instructions thatmust be in the pipeline to achieve maximum speedup?A) 1 ...
0 votes
1 answer
104
A main memory has an access time of 45 ns. A 5 ns time gap is necessary for the completion of one access to the beginning of the next access. The bandwidth of the memory(...
0 votes
1 answer
107
Interpret the main memory addresses FF010,12364,andC7691 considering direct, associative and 2 way set associative mapping if the main memory size is 1MB,word size is 16 ...
1 votes
1 answer
108
Operand is fetched from memory During(A) fetch phase(B) execute phase(C) decode phase(D) read phase
0 votes
1 answer
109
Can Interrupt-Driven I/O be memory mapped?Polling is memory mapped or IO mapped?