Search results for operand-forwarding / GATE Overflow for GATE CSE

0 votes

1 answer

1

Operand Forwarding [ Self Doubt }
I have a Self doubt question on Operand Forwarding . The data forwarded should be done in EX-EX stage or Mem-EX ? Which one to follow and when ? Using EX-EX we require less no. of cycles.

I have a Self doubt question on Operand Forwarding . The data forwarded should be done in EX-EX stage or Mem-EX ? Which one to follow and when ?Using EX-EX we require les...

Deepak9000

258 views

Deepak9000 asked Nov 5, 2023

0 votes

1 answer

2

Operand forwarding Made Easy Question
Consider 4-stage (IF, ID, EX, WB) pipeline used to execute the following code. All instructions are spending are spending one cycle on all the stages but ALU instructions are spending 3 cycles on 3rd stage. I1: LOAD R0, ... Number of cycles are saved using operand forwarding over without operand forwarding is? Can someone please explain by drawing the diagram?

Consider 4-stage (IF, ID, EX, WB) pipeline used to execute the following code. All instructions are spending are spending one cycle on all the stages but ALU instructions...

Chaitanya Kale

972 views

Chaitanya Kale asked Jan 30, 2023

2 votes

0 answers

3

Split Phase | Self-Doubt | COA
How is split phase implemented in the hardware? For common register access between two stages, how is one clock cycle (Giving half a clock cycle to each of the stages) enough to satisfy work for both stages? Any reference to standard resources will also help.

How is split phase implemented in the hardware?For common register access between two stages, how is one clock cycle (Giving half a clock cycle to each of the stages) eno...

DebRC

471 views

DebRC asked Dec 6, 2022

1 votes

1 answer

4

GATE appliedroots test series
I have 3 doubts in the following solution: Doubt 1: In red colour While I1 is in the Memory-access stage, how can I4 fetch the instruction from the memory? Isn't this a structural dependency problem? Doubt 2: In blue ... operate with register only so the memory-access stage shouldn't happen for these instructions, correct? Solution as per my understanding:

I have 3 doubts in the following solution:Doubt 1: In red colourWhile I1 is in the Memory-access stage, how can I4 fetch the instruction from the memory? Isn't this a str...

Ashutosh_Mishra

513 views

Ashutosh_Mishra asked Dec 12, 2021

0 votes

1 answer

5

COA Applied Course
Assume that we are using the classic MIPS five-stage(IF, ID, EX, MEM and WB) integer pipeling.

Assume that we are using the classic MIPS five-stage(IF, ID, EX, MEM and WB) integer pipeling.

Sagar475

447 views

Sagar475 asked Dec 26, 2021

0 votes

0 answers

6

NPTEL Assignment Question
Consider the following code : Load R1,M Load R2,N CMP R1,R2 JGE END Store [300],R2 END: Store [300],R1 Assume that M=30 and N=25. The above sequence of instructions is to be executed on a pipelined processor with IF , ... instructions. The branch outcome is known after EX stage. Determine the number of clock cycles required for completion of execution of all instructions.

Consider the following code :Load R1,MLoad R2,NCMP R1,R2JGE ENDStore [300],R2END: Store [300],R1 Assume that M=30 and N=25. The above sequence of instructions is to be ex...

rsansiya111

379 views

rsansiya111 asked Dec 8, 2021

0 votes

1 answer

7

Test_CO1_Q35
Assume branch instruction occurs 15% of the time and are predicted as not taken, while in practice they are taken 40% of the time with a penalty of 3 cycles. With forwarding, the load delay slot is one cycle and can be filled 60% if the time with useful instructions, 20% of the ... What is the new CPI due to load delay slots and branch hazards? A. 1.204 B. 1.404 C. 2.204 D. 4.404

Assume branch instruction occurs 15% of the time and are predicted as not taken, while in practice they are taken 40% of the time with a penalty of 3 cycles. With forward...

BOB

272 views

BOB asked Oct 15, 2018

17 votes

1 answer

8

Operand forwarding in pipeline
A $5$ stage pipelined processor has the following stages: $IF$ : instruction fetch $ID$ : instruction decode $EX$ : execute $MA$ : memory access $WB$ ... No. of cycles needed to execute these instructions using operand forwarding?

A $5$ stage pipelined processor has the following stages:$IF$ : instruction fetch$ID$ : instruction decode$EX$ : execute$MA$ : memory access$WB$ : write back$$\large\colo...

dd

20.9k views

dd asked Jan 8, 2017

0 votes

1 answer

9

general doubt on pipelining
we do forwarding from WB stage to EX or from WB to MEM stage??

we do forwarding from WB stage to EX or from WB to MEM stage??

sushmita

418 views

sushmita asked Dec 17, 2018

0 votes

2 answers

10

Data forwarding in pipelining
Data forwarding is used to avoid which type of conflict?? (1) RAW (2) WAR (3) WAW (4) RAR

Data forwarding is used to avoid which type of conflict??(1) RAW(2) WAR(3) WAW(4) RAR

Abhilash Mishra

1.3k views

Abhilash Mishra asked Jan 2, 2019

1 votes

1 answer

11

MadeEasy Test Series: CO & Architecture - Pipelining
The following sequence of instructions is executed in basic 5 stage pipeline ( F D E M W). Assume data dependency is resolved by Operand Forwarding. Load instruction output present at 4th stage and ALU instruction output is at third stage. Assume each stage ... must be inserted to achieve CPI = 1 by using Operand Forwarding ? A. 3 B. 4 C. 5 D. 6

The following sequence of instructions is executed in basic 5 stage pipeline ( F D E M W). Assume data dependency is resolved by Operand Forwarding. Load instruction outp...

Na462

1.0k views

Na462 asked Oct 13, 2018

0 votes

2 answers

12

MadeEasy Test Series: CO & Architecture - Pipelining
here why to take stall at the highlighted cell as its OPERAND FORWARDING and unless mentioned its EX-EX and its being followed without stall also, please clarify how to understand where Operand Forwarding is to be applied in such generalized cases., Thanks in advance :)

here why to take stall at the highlighted cell as its OPERAND FORWARDING and unless mentioned its EX-EX and its being followed without stall also, please clarify how to u...

Markzuck

973 views

Markzuck asked Dec 25, 2018

2 votes

1 answer

13

Dealing with ALU-ALU forwarding
Consider two instruction sequences: a. SW R16,-100(R6) LW R4, 8(R16) ADD R5,R4,R4 b. OR R1,R2,R3 OR R2,R1,R3 OR R1,R1,R2 Add NOP instructions to this code to eliminate hazards if there is ALU-ALU forwarding only (no forwarding from the MEM to the EX stage).

Consider two instruction sequences:a. SW R16,-100(R6) LW R4, 8(R16) ADD R5,R4,R4b. OR R1,R2,R3 OR R2,R1,R3 OR R1,R1,R2Add NOP instructions to this code to eli...

GateAspirant999

2.4k views

GateAspirant999 asked Jun 26, 2017

2 votes

2 answers

14

Self Doubt
How many cycle required when pipelining and operand loading is used? R1<-R2+R3 R4<-R1+M[100] Value at M[100]=7 There are 5 phases: F->TO FETCH D->TO DECODE AND OPERAND READ E->EXECUTE M->MEMORY ACCESS W->WRITE BACK Each phase takes 1Cycle .

How many cycle required when pipelining and operand loading is used?R1<-R2+R3R4<-R1+M[100]Value at M[100]=7There are 5 phases:F->TO FETCHD->TO DECODE AND OPERAND READE->...

DIYA BASU

631 views

DIYA BASU asked Feb 18, 2019

0 votes

2 answers

15

Pipeline (With split phase- With forwarding)
A $5-$ stage pipelined processor has IF,ID,EX,MEM and WB . WB stage operation is divided into two parts. In the first part register write operation and in second part register read operation is performed. The latency of those stages are $300,400,500,500,300$ ... SUB $R_{1},R_{7},R_{4}$ $R_{1} <- R_{7} - R_{4}$ The program execution time__________ns?

A $5-$ stage pipelined processor has IF,ID,EX,MEM and WB . WB stage operation is divided into two parts. In the first part register write operation and in second part reg...

monty

1.5k views

monty asked Jan 29, 2017

2 votes

1 answer

16

MadeEasy Test Series: CO & Architecture - Pipelining
The following sequence of instruction is executed in a basic 5 stage pipelined processor (S1, S2, S3, S4, S5). Assume that data dependency present in the program is resolved by operand forwarding techniques. Load instruction output ... cycle. What is the number of instructions must be inserted to achieve CPI = 1 by using operand forwarding.

The following sequence of instruction is executed in a basic 5 stage pipelined processor (S1, S2, S3, S4, S5). Assume that data dependency present in the program is resol...

khushtak

595 views

khushtak asked Jan 19, 2016

2 votes

0 answers

17

bypassingw
what is difference between operand forwarding and bypassing?

what is difference between operand forwarding and bypassing?

Lone Wolf

846 views

Lone Wolf asked Dec 21, 2018

0 votes

1 answer

18

CAO ME
Consider a pipeline processor with 5 stages, Instruction Fetch (IF). Instruction Decode and Operand Fetch (ID), Operation performed (OP). Data memory access (MA) and Write back (WB). The IF, ID, MA and WB stages takes 1 clock cycle each ... for MUL instruction. The minimum number of clock cycles are needed to complete following sequence of instruction if operand forwarding is used ________.

Consider a pipeline processor with 5 stages, Instruction Fetch (IF). Instruction Decode and Operand Fetch (ID), Operation performed (OP). Data memory access (MA) and Writ...

balchandar reddy san

533 views

balchandar reddy san asked Jan 20, 2019

0 votes

0 answers

19

Madeeasy COA Ques
Please explain.

Please explain.

Shubham Kumar Gupta

379 views

Shubham Kumar Gupta asked Jan 9, 2019

0 votes

0 answers

20

CO pipelining
consider a 4-stage pipeline (IF, ID, EX, WB) used to execute the following code. All the instructions are spending 1 cycle in all the stags but MUL takes 4 cycles. Div takes 3 cycles in EX stages. The pipeline uses operand forwarding as an optimization a- how many cycles are required to complete ... ? I1 : MUL r0 , r1 , r2 I2 : DIV r3 , r1 , r2 I3: SUB r4, r3, r2 I4: ADD r5, r4, r1

consider a 4-stage pipeline (IF, ID, EX, WB) used to execute the following code. All the instructions are spending 1 cycle in all the stags but MUL takes 4 cycles. Div ta...

hitendra singh

1.0k views

hitendra singh asked Dec 24, 2018

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true