Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged cbt-2018
0
votes
1
answer
1
ACE CBT 2018
An instruction pipelined processor has five stages namely, instruction fetch (F), instruction decode (D), Instruction execution (E), memory Access for operand (M) and write Back (W) with stage latencies of 1 ns, 2ns, 2 ns, 1 ns, 1 ns respectively. To gain ... (in ns) using new design over old design is __________. I am getting 99 but the answer provided is 96. Can you please verify.
An instruction pipelined processor has five stages namely, instruction fetch (F), instruction decode(D), Instruction execution (E), memory Access for operand (M) and writ...
OneZero
627
views
OneZero
asked
Jan 24, 2019
CO and Architecture
co-and-architecture
cbt-2018
pipelining
+
–
To see more, click for the
full list of questions
or
popular tags
.
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register
