The Gateway to Computer Science Excellence
For all GATE CSE Questions
Toggle navigation
Facebook Login
or
Email or Username
Password
Remember
Login
Register

I forgot my password
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Prev
Blogs
New Blog
Exams
First time here? Checkout the
FAQ
!
x
×
Close
Use the google search bar on side panel. It searches through all previous GATE/other questions. For hardcopy of previous year questions please see
here
Recent questions tagged combinational
0
votes
1
answer
1
Recurrence Relation SelfDoubt
What will be solution of recurrence relation if roots are like this: r1=2, r2=2, r3=2, r4=2 is this the case of repetitive roots?
asked
May 14
in
Combinatory
by
aditi19
Active
(
3.7k
points)

36
views
relations
recurrence
recurrenceeqation
discretemathematics
combinational
0
votes
1
answer
2
Combination doubt
A shipping clerk has to weigh 10 distinct packets. He weighs them four at a time, weighing all the possible combinations of the packets from the ten. The average weight of all the weighing combination is found to be 800 gm. What is the combined weight of all the size packets?
asked
May 7
in
Numerical Ability
by
aditi19
Active
(
3.7k
points)

25
views
gate2016ec3
combinational
0
votes
0
answers
3
Morris Mano
Implement the function using PLA
asked
Nov 22, 2018
in
Digital Logic
by
kd.....
Junior
(
783
points)

31
views
digitallogic
combinational
programmablelogicarray
0
votes
1
answer
4
Digital electronics Morris Mano
Please provide, how to make the truth table of such type of questions
asked
Nov 14, 2018
in
Digital Logic
by
kd.....
Junior
(
783
points)

58
views
digitallogic
booleanalgebra
combinational
digitalcircuits
0
votes
0
answers
5
TESTBOOK TEST SERIES
asked
Sep 17, 2018
in
Digital Logic
by
Avik Chowdhury
Junior
(
615
points)

46
views
combinational
0
votes
1
answer
6
basic doubt
In how many ways can 10 similar roses be distributed among 3 girls? In how many ways can 10 different roses be distributed among 3 girls?
asked
Aug 25, 2018
in
Combinatory
by
Vegeta
Junior
(
823
points)

44
views
permutationsandcombinations
combinational
0
votes
1
answer
7
Adder delay
A full adder circuit takes 20 ns to generate the carryout bit and 40 ns for the sum bit. When 4, 1 bit full adders are cascaded, the maximum rate of additions per second will be $\text{____} \times 10^6 $sec. Usual Solution given The ... calculate the total time taken to perform one round of four bit addition. Right? (Similar old question: https://gateoverflow.in/83500/digitals)
asked
Aug 19, 2018
in
Digital Logic
by
GateAspirant999
Active
(
2.3k
points)

202
views
digitallogic
adder
combinational
digitalcircuits
+2
votes
1
answer
8
TEST SERIES
PLEASE GIVE THE CORRECT ANSWER
asked
Jan 12, 2018
in
Digital Logic
by
Abhi Girin
(
355
points)

197
views
digitallogic
combinational
+1
vote
0
answers
9
Kenneth Rosen Ex 5.5
How many positive integers less than 1,000,000 have the sum of their digits equal to 19?
asked
Dec 21, 2017
in
Combinatory
by
Ayush Upadhyaya
Boss
(
24.5k
points)

104
views
generatingfunctions
combinational
0
votes
0
answers
10
Half adders
asked
Dec 5, 2017
in
Digital Logic
by
Parshu gate
Active
(
3.1k
points)

130
views
combinational
digitallogic
halfadder
+2
votes
4
answers
11
Gate CS 1996 Question no. 47
f implements, A) (ABC)' + A'BC' + ABC B) A + B + C C) A ⊕ B ⊕ C D) AB + BC + CA
asked
Nov 14, 2017
in
Digital Logic
by
Injila
(
167
points)

221
views
multiplexer
combinational
digitalcircuits
+1
vote
1
answer
12
testbook test series
number of string of length 3 using 4 distinct alphabet... including string of length zero and what if dont.?
asked
Oct 7, 2017
in
Combinatory
by
rohit vishkarma
Active
(
1k
points)

81
views
combinational
0
votes
0
answers
13
gate previous
asked
Sep 30, 2017
in
Digital Logic
by
Kuldeep Pal
Active
(
1.3k
points)

58
views
combinational
0
votes
0
answers
14
GATE 90
asked
Sep 30, 2017
in
Digital Logic
by
Kuldeep Pal
Active
(
1.3k
points)

91
views
combinational
digitalcircuits
0
votes
0
answers
15
GATE 1996
asked
Sep 30, 2017
in
Digital Logic
by
Kuldeep Pal
Active
(
1.3k
points)

82
views
combinational
digitalcircuits
0
votes
0
answers
16
GATE 2002
asked
Sep 30, 2017
in
Digital Logic
by
Kuldeep Pal
Active
(
1.3k
points)

103
views
combinational
digitalcircuits
0
votes
1
answer
17
Notes
Please explain me what is this question about and the solution .
asked
Aug 30, 2017
in
Digital Logic
by
Parshu gate
Active
(
3.1k
points)

126
views
digitallogic
multiplexer
combinational
+1
vote
0
answers
18
Equal coefficients
$\begin{align*} &A = \left ( p x + q \right )^{504} \text{ where p and q are +ve integers and }gcd(p,q) = 1 \\ &\text{Given } \left [ x^4 \right ] = \left [ x^5 \right ] , \text{ where } \left [ x^k \right ] \text{ denote the coefficient of }x^k \text{ in A.} \\ &\text{What is p+q ?} \end{align*}$
asked
Jul 1, 2017
in
Combinatory
by
dd
Veteran
(
56.5k
points)

40
views
discretemathematics
combinational
+1
vote
3
answers
19
ISRO 2016EC Combinational circuit
Given circuit represents (a) INVERTER (b) AND (c) OR (d) NOR
asked
Feb 22, 2017
in
Digital Logic
by
sh!va
Boss
(
31.8k
points)

241
views
digitallogic
isro2016ece
isroece
combinational
0
votes
1
answer
20
ISRO2016EC combinational logic
in given combinational logic X=? (a) X = AB'C' +A'BC'+ A'B'C+ ABC (b) X = A'BC +A'BC'+ AB'C+ A'B'C' (c) X = AB + BC + AC (d) X= A'B'+B'C'+A'C'
asked
Feb 22, 2017
in
Digital Logic
by
sh!va
Boss
(
31.8k
points)

233
views
isro2016ece
isroece
digitallogic
combinational
0
votes
1
answer
21
digital logic
asked
Feb 4, 2017
in
Digital Logic
by
mohit chawla
Active
(
2.5k
points)

90
views
digitallogic
combinational
0
votes
0
answers
22
Self Doubt
How is the no of gates required for array multiplier 2n1,As much as I know we need for a m multiplier bit and n multiplicand bit mn and gates and m1) adders to add the result of and gates?
asked
Jan 28, 2017
in
Digital Logic
by
Gate Madrista
(
355
points)

118
views
digitallogic
arraymultiplier
combinational
0
votes
1
answer
23
Digital logicWaveform
asked
Jan 26, 2017
in
Digital Logic
by
reena_kandari
Loyal
(
7.6k
points)

524
views
combinational
digitalcircuits
digitallogic
+2
votes
1
answer
24
Identify MOD of the Counter
Clock Q0 Q1 Q2 State 0 0 0 0 1 1 0 0 1 2 0 1 0 2 3 1 1 0 3 4 0 0 1 4 5 1 0 1 5 At clock t5 or lets say after 5 clock pulses Q0 and Q2 becomes 1 and through NAND gate they will become 0 and since preset ... connecting clock to the gate play any significance role? Doubt is similar to the one of the gate questions asked prviously : https://gateoverflow.in/1234/gate200736
asked
Jan 22, 2017
in
Digital Logic
by
yg92
Active
(
3.1k
points)

709
views
digitallogic
digitalcounter
flipflop
sequential
combinational
+1
vote
1
answer
25
Digital Logic
asked
Jan 11, 2017
in
Digital Logic
by
reena_kandari
Loyal
(
7.6k
points)

92
views
combinational
digitalcounter
digitallogic
0
votes
0
answers
26
full adder
Can anyone explain me this theory with an example(from the third line)...??
asked
Dec 14, 2016
in
Digital Logic
by
Anmol Verma
Active
(
1.4k
points)

82
views
digitallogic
adder
combinational
0
votes
0
answers
27
DIgital logic test question
How is two mux starting from left giving any output as select line is given '0' as input ?
asked
Dec 4, 2016
in
Digital Logic
by
Adiaspirant
Junior
(
559
points)

159
views
digitallogic
digitalcircuits
combinational
mux
0
votes
2
answers
28
Simple Doubt in digital
Consider a simple OR gate with 2 inputs A and B, a ouput O which is taken back and reconnected to B as feedback. Now, A=0 and B=0 so O=0. If we give A=1 for like 1 sec , O=1 and now if we turn off the power from the circuit , 1.) will we get a infinite ... it and and O=1 (Assume a case when A=1,B=0 so O=1 , Now i quickly set A=0 , will this not automatically make B=1) ?
asked
Nov 27, 2016
in
Digital Logic
by
Aakash Das
Junior
(
525
points)

307
views
digitallogic
combinational
digitalcircuits
circuitoutput
logicgates
+2
votes
2
answers
29
Minimum number of NAND gates for logic circuit
asked
Nov 14, 2016
in
Digital Logic
by
Rakesh K
Active
(
1.8k
points)

2k
views
digitallogic
kmap
combinational
+1
vote
1
answer
30
Digital Logic
The 4 bit shift register is initialized to value 1000 for (Q3,Q2,Q1,Q0) . The D input is derived from the Q0,Q2,and Q3 through two XOR gates as shown in figure below . The Pattern 0001 will appear at pulse  ? D Q0 Q1 Q2 Q3 and logic gates are XNOR (order in image . I wrote it because in the image it is not clear) .
asked
Nov 4, 2016
in
Digital Logic
by
Amit Pal
Active
(
4.1k
points)

236
views
digitallogic
digitalcircuits
combinational
Page:
1
2
next »
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
IIITH Interview Experience
Thanks GO!!
IIIT Hyerabad Interview Expeience  MS by Research in CSE
The day that made me an IIScian :)
Unanswered Previous year GATE/TIFR questions
Follow @csegate
Recent questions tagged combinational
Recent Blog Comments
Congratulations :)
Congratulations 😊 👍
Thank you bro @Shaik
Thank you Sir.
congratulations :)
49,532
questions
54,123
answers
187,319
comments
71,044
users