Recent questions tagged conflict-misses - GATE Overflow

+2 votes

1 answer

1

MadeEasy Subject Test: CO & Architecture - Conflict Misses
A computer system contains a main memory of 32 K size with 16-bit words. It also has a 4 K word cache divided into 4 slot sets with 64 words per slot. Assume that the cache is initially empty. The processor fetches ... ...4351 in that order repeatedly 10 times. Assume a LRU policy for block replacement. How many miss operations will occur?

asked Sep 14, 2017 in CO and Architecture by Chandramani Adil (145 points) | 138 views

+47 votes

5 answers

2

GATE2017-1-51
Consider a $2-$way set associative cache with $256$ blocks and uses $LRU$ replacement. Initially the cache is empty. Conflict misses are those misses which occur due to the contention of multiple blocks for the same cache set. Compulsory misses occur due to first ... $10$ times. The number of conflict misses experienced by the cache is _________ .

asked Feb 14, 2017 in CO and Architecture by Arjun Veteran (423k points) | 11.7k views

To see more, click for the full list of questions or popular tags.

Recent questions tagged conflict-misses

50,651 questions

56,214 answers

194,175 comments

95,431 users