Dark Mode

Recent questions tagged conflict-misses

3 votes

1 answer

1

MadeEasy Subject Test: CO & Architecture - Conflict Misses
A computer system contains a main memory of 32 K size with 16-bit words. It also has a 4 K word cache divided into 4 slot sets with 64 words per slot. Assume that the cache is initially empty. The processor fetches ... ...4351 in that order repeatedly 10 times. Assume a LRU policy for block replacement. How many miss operations will occur?

Chandramani Adil asked in CO and Architecture Sep 14, 2017

by Chandramani Adil

839 views

0 votes

4 answers

2

Test by Bikram | Computer Organization and Architecture | Test 2 | Question: 15
Consider a $2$ - way set associative cache memory with $4$ sets and total $8$ cache blocks $(0 - 7)$. Main memory has $64$ blocks $(0 - 63)$. If LRU policy is used for replacement and cache is initially empty then total number of conflict cache ... block references is: $0 \ 5 \ 9 \ 13 \ 7 \ 0 \ 15 \ 25$ $2$ $3$ $0$ $1$

Bikram asked in CO and Architecture May 27, 2017

by Bikram

300 views

85 votes

9 answers

3

GATE CSE 2017 Set 1 | Question: 51
Consider a $2$-way set associative cache with $256$ blocks and uses $\text{LRU}$ replacement. Initially the cache is empty. Conflict misses are those misses which occur due to the contention of multiple blocks for the same cache set. Compulsory ... $10$ times. The number of conflict misses experienced by the cache is _________ .

Arjun asked in CO and Architecture Feb 14, 2017

by Arjun

32.6k views

To see more, click for the full list of questions or popular tags.

Recent questions tagged conflict-misses